From owner-riscy@pyramid.com  Sun Aug  1 10:42:39 1993
Received: from gossip.pyramid.com by SunSITE.unc.edu (4.1/tas-gen/1-30-93)
	id AA08228; Sun, 1 Aug 93 10:42:39 EDT
Received: from sword.eng.pyramid.com 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA23660; Sun, 1 Aug 93 07:41:56 -0700
Received: by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA07145; Sun, 1 Aug 93 07:39:07 -0700
Received: from goss.pyramid.com
	by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA07135; Sun, 1 Aug 93 07:39:01 -0700
Received: from dutecai.et.tudelft.nl 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA23359; Sun, 1 Aug 93 07:39:42 -0700
Received: by dutecai.et.tudelft.nl (4.1/1.34JP)
          id AA12612; Sun, 1 Aug 93 16:37:26 +0200
Date: Sun, 1 Aug 93 16:37:26 +0200
From: wolff@dutecai.et.tudelft.nl (Rogier Wolff)
Message-Id: <9308011437.AA12612@dutecai.et.tudelft.nl>
To: riscy@pyramid.com
Subject: Re:  [tim@ubitrex.mb.ca: Re: Mips Chips from NEC]
Sender: owner-riscy@pyramid.com
Reply-To: riscy@pyramid.com

adyer@zarniwoop.chi.il.us
suggested to use intel 80960CA/CF chips. 
I work in a project that uses andI960 chip, thus I should know what
I am talking about. 

      DO NOT USE I960's FOR A UNIX PORT!

There are several reasons:

    the I960CA doesnt have an MMU.
    the I960CA doesn't have an FPU.

The CF adds a data cache to the CA design, but is otherwise compatible.

(Sorry if this is late, or if others have already reacted, I'm back in the
civilized world with internet for just a day or two in the middle of my 
vacation)

					Roger.
 
