From berge@sierra.nl  Ukn Jul  1 08:52:31 1993
Received: from gossip.pyramid.com by SunSITE.unc.edu (4.1/tas-gen/1-30-93)
	id AA10321; Thu, 1 Jul 93 08:52:28 EDT
Received: from sword.eng.pyramid.com 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA28397; Thu, 1 Jul 93 03:00:40 -0700
Received: from goss.pyramid.com
	by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA10726; Thu, 1 Jul 93 03:00:19 -0700
Received: from gatekeeper.sierra.nl 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA28275; Thu, 1 Jul 93 03:00:12 -0700
Received: from quint.sierra.nl by gatekeeper.sierra.nl (4.1/2.00)
    id AA24768; Thu, 1 Jul 93 11:58:52 +0200
Date: Thu, 1 Jul 93 11:58:52 +0200
From: berge@sierra.nl (Wim van den Berge)
Message-Id: <9307010958.AA24768@gatekeeper.sierra.nl>
To: riscy@pyramid.com
Subject: video
Status: RO
X-Status: 


Being on this list for only a few days, I'm not exactly sure what we're 
looking for in ways of packaging, but would not something like the Cirrus
logic Alpine CL-GD5434 solve a lot of problems? Is relatively fast (30 win
marks) supports 32 bit implementations ans cost something like US$ 40 in
1K lots. The only possible problem is that its is packaged in a 208 pin
QFP. 


        Wim van den Berge
        Sierra Semiconductor B.V.
        Tel    : +31 73 408888                     (:>    \/\/i/\/\
        Fax    : +31 73 423155                    (_)
        E-mail : berge@sierra.nl           =======""======


 
From rei2!tsprad@uunet.UU.NET  Ukn Jul  2 10:25:21 1993
Received: from gossip.pyramid.com by SunSITE.unc.edu (4.1/tas-gen/1-30-93)
	id AA05720; Fri, 2 Jul 93 10:25:20 EDT
Received: from sword.eng.pyramid.com 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA26511; Fri, 2 Jul 93 07:24:45 -0700
Received: from goss.pyramid.com
	by sword.eng.pyramid.com (5.61/Pyramid_Internal_Configuration)
	id AA21003; Fri, 2 Jul 93 07:24:35 -0700
Received: from relay2.UU.NET 
	by gossip.pyramid.com (5.61/OSx5.1a Pyramid-Internet-Gateway)
	id AA26505; Fri, 2 Jul 93 07:24:37 -0700
Received: from spool.uu.net (via LOCALHOST) by relay2.UU.NET with SMTP 
	(5.61/UUNET-internet-primary) id AA24890; Fri, 2 Jul 93 10:23:20 -0400
Received: from rei2.UUCP by spool.uu.net with UUCP/RMAIL
	(queueing-rmail) id 102244.8891; Fri, 2 Jul 1993 10:22:44 EDT
Received: by rei.com (5.4/5.40/1.0)
	id AA28192; Fri, 2 Jul 1993 08:48:22 -0500
From: rei2!tsprad@uunet.UU.NET (6692)
Message-Id: <9307021348.AA28192@rei.com>
Subject: video
To: riscy@pyramid.com
Date: Fri, 2 Jul 1993 08:48:21 -0500 (CDT)
In-Reply-To: <9307020821.AA26341@rei.com> from "UUCP Login" at Jul 2, 93 03:21:32 am
X-Mailer: ELM [version 2.4 PL13]
Content-Type: text
Content-Length: 990       
Status: RO
X-Status: 

> if you want 150% performance (that is I estimate the "help" of the graphics
> coprocessor at half the power of the main CPU.), why not invest in a 
> processor that is 1.5 times faster? In this case the main processor will also 
> run your applications 1.5 times faster.
> 
> 					Roger.
> 
If it reduces the parts count by one package, let the CPU do the
graphics.  If the memory bandwidth is going to be saturated anyway,
the memory cycles spent setting up and communicating with the
graphics coprocessor will probably swamp out the benefit of having
it.  The hardware design and the software design will be simpler
(read, "more likely to work in your lifetime") without it.
-- 
Ted Spradley   Recognition International, Inc.  Opinions are mine, not theirs.
2701 E Grauwyler Rd. |Your productivity is not enhanced when you're staring
Irving TX 75061      |at that thing.  Your productivity is enhanced when
214-579-6692         |the computer is working and you're doing something else.

 
