Laboratory Maintenance Instruction for LTE

Volume III

LVDC Manual Exerciser

NASA-CR-124291) LABORTORY MAINTENANCE INSTRUCTIONS SATURN 5 LAUNCH VEHICLE DIGITAL COMPUTER AND LAUNCH VEHICLE DATA ADAPTER TEST EQUIPMENT. (International Business Machines Corp.) 724 p

N73-73587

Unclas 00/99 17973



Federal Systems Division
Owego, New York

Laboratory Maintenance Instructions

SATURN V LAUNCH VEHICLE DIGITAL COMPUTER AND LAUNCH VEHICLE DATA ADAPTER TEST EQUIPMENT

(International Business Machines Corporation)

Contract NAS 8-11561

VOLUME III

Launch Vehicle Digital Computer Manual Exerciser (IBM Part No. 6902000)

Reproduction for non-military use of the information or illustrations contained in this publication is not permitted without specific approval of the issuing service. The policy for use of Classified Publications is established for the Air Force in AFR 205-1.

LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES. DESTROY SUPERSEDED PAGES.

NOTE: The portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

TOTAL NUMBER OF PAGES IN VOLUME III OF THIS PUBLICATION IS 730 CONSISTING OF THE FOLLOWING:

Page No.	Issue
Title	Original
A	Original
i thru iii	Original
iv Blank	Original
v thru xii	Original
1-1 thru 1-8	Original
2-1 thru 2-71	Original
2-72 Blank	Original
3-1 thru 3-23	Original
3-24 Blank	Original
4-1 thru 4-9	Original
4-10 Blank	Original
5-1	Original
5-2 Blank	Original
6-1 thru 6-5	Original
6-6 Blank	Original
7-1 thru 7-254	Original
8-1 thru 8-7	Original
8-8 Blank	Original
9-1 thru 9-25	Original
9-26 Blank	Original
10-1 thru 10-176.	Original
Logic Symbols	
1 thru 10	Original
Glossary 1 thru	
116	Original
Index 1 thru 4	Original

*The asterisk indicates pages changed, added, or deleted by the current change.

.

TABLE OF CONTENTS

INTRODUCTION AND DESCRIPTION 1-1
1-1. Introduction. 1-1 1-2. Purpose of Manual 1-1 1-6. Purpose of Equipment 1-1 1-8. Part Symbols. 1-1 1-10. Logic Symbols 1-1 1-10. Logic Symbols 1-1 1-12. Description 1-1 1-13. Construction 1-1 1-14. Standard Modular System Logic 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 1-3 Electrical and Mechanical Characteristics 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-2 2-6. AC Power Distribution 2-2 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-6 2-29. LVDCME Timing 2-6 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-15 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 Memory Loader/Data Display 2-20 2-77. Memory Loader/Data Display Circuit Descriptions 2-28 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-110 2-1
1-2. Purpose of Manual 1-1 1-6. Purpose of Equipment 1-1 1-8. Part Symbols 1-1 1-10. Logic Symbols 1-1 1-10. Logic Symbols 1-1 1-12. Description 1-1 1-13. Construction 1-1 1-14. Assemblies 1-2 1-23. Standard Modular System Logic 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 THEORY OF OPERATION 2-1 2-1 General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-51. Binary Counters 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 Memory Loader/Data Display 2-26 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
1-8. Part Symbols 1-1
1-10. Logic Symbols 1-1 1-12. Description 1-1 1-13. Construction 1-1 1-16. Assemblies 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 II THEORY OF OPERATION 2-1 2-1. General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution 2-2 2-16. DC Power Distribution 2-2 2-16. DC Power Distribution 2-2 2-17. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 Memory Loader/Data Display 2-26 2-101. Data Display 2-26 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
1-12. Description 1-1 1-13. Construction 1-1 1-14. Assemblies 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 1-3 THEORY OF OPERATION 2-1 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-6. DC Power Distribution 2-2 2-16. DC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-15 2-66. Channel-Module Switching 2-15 2-66. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-117. Memory Loader/Data Display Circuit Desc
1-13. Construction 1-1 1-16. Assemblies 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 II THEORY OF OPERATION 2-1 2-1. General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-44. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-13 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Loader/Data Display Circuit Descriptions 2-28 2-101. Data Display 2-26
1-16. Assemblies 1-2 1-23. Standard Modular System Logic 1-2 1-28. Electrical and Mechanical Characteristics 1-3 II THEORY OF OPERATION 2-1 2-1. General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-43. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Loader/Data Display 2-20 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
1-23. Standard Modular System Logic 1-28. 1-28. Electrical and Mechanical Characteristics 1-3 II THEORY OF OPERATION 2-1 2-1. General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-43. Disagreement Error Detectors 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-50. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
1-28. Electrical and Mechanical Characteristics 1-3 THEORY OF OPERATION 2-1
THEORY OF OPERATION 2-1
2-1. General 2-1 2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-5. Power Distribution 2-2 2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-6. AC Power Distribution 2-2 2-16. DC Power Distribution to the Computer Interface 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-43. Disagreement Error Detectors 2-10 2-44. Disagreement Error Detectors 2-12 2-51. Binary Counters 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-16. DC Power Distribution to the Computer Interface. 2-4 2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-27. LVDCME Subsidiary Circuits 2-6 2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-117. Memory Loader/Data Display Circuit Descriptions 2-28 2-118. 2-28
2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-29. LVDCME Timing 2-6 2-40. Translation Circuits 2-10 2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-42. Voters 2-10 2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-44. Disagreement Error Detectors 2-10 2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-47. Exclusive OR Comparators 2-12 2-51. Binary Counters 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-51. Binary Counters. 2-12 2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-54. Parity Detectors 2-13 2-57. Error Test and Error Reset Circuits 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-57. Error Test and Error Reset Circuits. 2-13 2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-60. Indicator Lamp Circuits 2-15 2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-64. Channel-Module Switching 2-15 2-75. Memory Loader/Data Display 2-20 2-77. Memory Load - Memory Verify 2-22 2-101. Data Display 2-26 2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-75. Memory Loader/Data Display
2-77. Memory Load - Memory Verify 2-22 2-101. Data Display
2-101. Data Display
2-117. Memory Loader/Data Display Circuit Descriptions 2-28
2-180. Interface Exerciser
2-181. Input/Output Registers
2-200. Disagreement Register
2-205. Interface Exerciser Address Register
2-203. Disagreement Serializer
2-207. Real Time Counter
2-210. Also last History word Counter
2-217. Self Check
2-217. Seri Check
2-261. Self-Check Simulation of MD7 and MR1

TABLE OF CONTENTS (cont)

Section	Title	Page
II (cont)	2-271. Self-Check Simulation of PIO 2-274. Self-Check Simulation of PTC AI3 2-276. Self-Check Serial Compare Errors 2-280. Tape Reader Self-Check 2-282. Additional Self-Check Features 2-287. Computer Control 2-288. Computer Stop Control 2-290. Computer Single Step	2-67 2-67 2-69 2-69 2-69 2-69 2-70
	2-293. Computer Restart	2-70 2-70 2-70 2-71
Ш	INTERFACE AND CONTROLS	3-1
	3-1. Interface	3-1 3-1
IV	TEST EQUIPMENT AND SPECIAL TOOLS	4-1
	4-1. Scope	4-1 4-1 4-1
v	PREPARATION FOR USE, STORAGE AND SHIPMENT	5-1
	5-1. Preparation for Use 5-2. Unpacking 5-4. Assembly 5-6. Inspection 5-8. Installation 5-10. Tests 5-12. Preparation for Storage 5-14. Preparation for Shipment	5-1 5-1 5-1 5-1 5-1 5-1 5-1
VI	PREVENTIVE MAINTENANCE	6-1
	6-1. Inspection	6-1 6-1 6-1
VII	CALIBRATION	7-1
•	7-1. General	7-1 7-2 7-2 7-2

TABLE OF CONTENTS (cont)

Section		Title	Page
VΠ	7-14.	Secondary Power Checks	7-3
(cont)	7-17.	Computer Power Checks	7-3
	7-20.	Logic Checks	7-3
	7-23.	Tape Reader Register Checks	7-4
	7-26.	Tape Reader Clock and Control Checks	7-4
	7-29.	Automatic Self Check and Tape Reader Controls	7-4
	7 29	Checks	7-4
	7-32.	LVDCME Self-Check Timing Checks	7-4
	7-35.	Memory Timing Checks	7-5
	7-37. 7-40.	Computer Temperature Sensing Checks	7-5
	7-40. 7-42.	Channel-Module Switching Checks	7-5
	7-44.	Single-Step Checks	7-5
	7-44. 7-47.	Past History Mode Checks	7-5
	7-41. 7-49.	Data Register Checks	7-5
		Halt Checks	7-5
	7-52.	Interrupt Checks	1-0
IIIV	TROU	BLE ISOLATION	8-1
	8-1.	General	8-1
	8-4.	Probing Circuit Points	8-1
	8-6.	Trouble Shooting Cards	8-1
	8-8.	Self Check Wired-In Program	8-1
IX	REPAI	IR	9-1
	9-1.	Scope	9-1
	9-3.	Replaceable Assemblies and Parts	9-1
	9-5.	Repair Techniques	9-1
	9-7.	Switch Assemblies	9-1
	9-9.	Wrapped Connections	9-1
	9-18.	Crimped Connections	9-14
	9-25.	Soldered Connections	9-16
	9-44.	SMS Card Replacement	9-19
	9-49.	SMS Card Repair	9-21
	9-61.	Exterior Surface Coatings	9-23
	9-63.	Repainting Techniques	9-23
X	DIA GR	AMS	10-1
	10-1.	General	10-1
	10-6.	Circuit Card Location Charts and Edge Connector	
		Lists	10-3
	10-8.	Second Level Logic Diagrams	10-4
	- •	Assembly Drawings	10-4
		Automated Logic Diagram Format	10-4
	10-10.		
		Logic Symbols Logic Symbols	
		Glossary Gloss	
		Index Ir	1dex-1

LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Launch Vehicle Digital Computer Manual Exerciser	xii
1-2	Frame 01 and 02 Assemblies	1-5
1-3	LVDCME Assemblies (2 Sheets)	1-6
1-4	Typical SMS Card Receptacle	1-8
1-5	Electrical and Mechanical Characteristics	1-8
2-1	LVDCME Timing Gates	2-7
2-2	Clock Generator	2-8
2-3	Bit-Gate Shift Register Control Circuit	2-9
2-4	Bit-Gate Shift Register Outputs	2-10
2-5	Phase Generator	2-11
2-6	Typical LVDCME Voter	2-12
2-7	Typical LVDCME Disagreement Error Detector	2-13
2-8	Typical Exclusive OR Comparator Circuit	2-14
2-9	Typical Binary Counter	2-14
2-10	Typical Parity Detector	2-15
2-11	Channel Switching Selections	2-16
2-12	Typical Computer Voter Group and Input Circuits	2-17
2-13	Channel Selection Methods	2-18
2-14	Channel/Module Switching Circuits	2-19
2-15	Channel Selection Relay Table	2-20
2-16	Relays Picked For Module Selection	2-21
2-17	Memory Load and Verify Tape Format	2-23
2-18	Tape Reader Timing and Control Circuits	2-28
2-19	Tape Reader Clock Pulse Timing	2-30
2-20	Tape Reader Character Bit Generator Timing	2-32
2-21	Tape Reader Register Parity Detector	2-34
2-22	Tape Reader Serializer Outputs	2-35
2-23	Serial Parity Error Detector	2-35
2-24	Cycle Generator	2-37
2-25	Sector-Syllable-Module Shift Register	2-41
2-26	Address Shift Register	2-43
2-27	Data Display Shift Register	2-44
2-28	AI3/TRS Past History Word Counter Outputs	2-50
2-29	Instruction Word Counter Outputs, Operational	•
	Program Mode	2-51
2-30	Instruction Word Counter Outputs, Test Program Mode	2-51
2-31	LVDCME Self-Check Cable Interconnection List	2-52
2-32	Self-Check Clock Generation	2-54
2-33	Clock and BO Error Simulation	2-55
2-34	Self-Check Bit Generator Control and Shift Register	
- -	Timing	2-56
2-35	Self-Check Phase Generation	2-57
2-36	Self-Check Operation Code and Address Timing	2-59
2-37	Serial Data Simulation and Self-Check Serial Compare	- •
,	Franc	2-61

Figure	Title	Page
2-38 2-39 2-40 2-41	Self-Check Simulation of PR0	2-63 2-63 2-64 2-65
3-1 3-2 3-3 3-4 3-5 3-6 3-7	Connector Panel Assembly (02A3). Connector Panel Assembly (01A11). Power Control Panel	3-2 3-2 3-5 3-6 3-7 3-8 3-9
4-1 4-2 4-3	Recommended Standard Test Equipment	4-1 4-2 4-5
6-1 6-2 6-3	LVDCME General Preventive Maintenance Power Supplies (Trygon) Preventive Maintenance Tape Reader Assembly (01A3) Preventive Maintenance	6-2 6-2
64	(2 Sheets)	6-3 6-5
7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9	LVDCME Self-Check Cables Interconnections LVDCME Interlocks Locations	7-2 7-6 7-7 7-10 7-12 7-16 7-18 7-26
7-10 7-11 7-12 7-13 7-14 7-15 7-16 7-17 7-18 7-19	(15 Sheets)	7-29 7-44 7-51 7-52 7-54 7-64 7-89 7-101 7-116 7-127

Figure	Title	Page
7-20	Computer Power Adjustments (3 Sheets)	7-149
7-21		7-152
7-22	LVDCME Self-Check Timing Adjustments (5 Sheets)	7-154
7-23	Computer Temperature Sensing Adjustments (3 Sheets)	7-159
7-24	Delay Lines 1, 2, 3 Adjustments (4 Sheets)	7-162
7-25	Halt Adjustment (2 Sheets)	7-166
7-26	Self-Check Tape Listing (27 Sheets)	7-168
7-27	Self-Check Tape Instructions (57 Sheets)	7-195
7-28	Self-Check Tape Instruction and Operation Codes	
	(3 Sheets)	7-252
8-1	SMS Card Location and Pin Arrangement in Gate	
	Assemblies	8-2
8-2	Self-Check Wired-In Program Listing (5 Sheets)	8-3
9-1	LVDCME Replaceable Assemblies and Parts	9-2
9-2	Repairable Printed Circuit Board (SMS Card)	
	Assemblies	9-3
9-3	Power Control Panel Assembly (01A1) Replaceable	
	Parts (2 Sheets)	9-3
9-4	Tape Control Panel Assembly (01A2) Replaceable	9-4
9-5	Parts	9-5
9-6	Module Switching Relay Gate Assembly (01B8)	<i>3</i> – 3
<i>9</i> -0	Replaceable Parts	9-5
9-7	Memory Loader and Data Display Panel Assembly	
0 - 1	(02A1) Replaceable Parts	9-6
9-8	Interface Exerciser Panel Assembly (02A2) Replaceable	0 0
0-0	Parts	9-7
9-9	Connector Panel Assembly (02A3) Replaceable Parts	9-8
9-10	Computer Power Sequence Relay Gate Assembly	
	(02A8) Replaceable Parts	9-9
9-11	Vendor Code Cross-Reference	9-10
9-12	Switch Assembly	9-10
9-13	Wrapped Connection	9-10
9-14	Recommended Wrapping Tools	9-10
9-15	Wrapping Tool Assembly	
9-16	Wrapping Procedure	9-12
9-17	Wrap Spacing	9-13
9-18	Unwrap Tool	9-13
9-19	Crimped Connection, Cross Section	9-14
9-20	Recommended Crimping Tools	9-15
9-21	Slip-on Connector Terminal	9-15
9-22	Recommended Soldering Tools	9-16

Figure	Title	Page
9-23 9-24 9-25 9-26 9-27 9-28 9-29	Terminal Connections	9-17 9-17 9-18 9-19 9-21 9-22 9-24
10-1	LVDCME Automated Logic Diagrams (4 Sheets)	10-6
10-2	Typical Logic Page	10-10
10-3	Typical Logic Block	10-11
10-4	LVDCME AC Power Distribution Electrical Schematic	
	Diagram (LN 00.03.01.0)	10-12
10-5	Power Sequence, LVDCME and Computer, Electrical	
	Schematic Diagram (LN 00.03.02.0)	10-13
10-6	LVDCME DC Power Distribution Electrical Schematic	
	Diagram (LN 00.03.03.0 and LN 00.03.04.0)	
	(2 Sheets)	10-14
10-7	LVDCME Computer Power Distribution Electrical	
	Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0)	
	(2 Sheets)	10-16
10-8	LVDCME Module Switching Power Distribution Electrical	
	Schematic Diagram (LN 00.03.07.0)	10-18
10-9	LVDCME Self Test and Lamp Test Electrical Schematic	
	Diagram (LN 00.03.08.0)	10-19
10-10	LVDCME DC Power Distribution and Grounding Electrical	
	Schematic Diagram (LN 00.03.09.0)	10-20
10-11	Cable Drawing (AP, AZ, and AN Cables) LVDCME to	
	Computer and Test Stand (LN 00.03.10.0 and	
	L'N 00.03.11.0) (2 Sheets)	10-21
10-12	Tape Control Panel (01A2) Data Flow Diagram	
	(LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0)	
	(3 Sheets)	10-23
10-13	Memory Loader and Data Display Panel (02A1) Data	
	Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0)	
	(8 Sheets)	10-26
10-14	Interface Exerciser Panel (02A2) Data Flow Diagram	40.04
	(LN 00.04.12.0 through LN 00.04.19.0) (8 Sheets)	10-34
10-15	Module Switching Data Flow Diagram (LN 00.04.20.0	40 40
10.10	through LN 00.04.27.0) (8 Sheets)	10-42
10-16	Tape Reader and Tape Spooler Cabling Data Flow Diagram	10 50
10 15	(LN 00.04.28.0)	10-50
10-17	Power Cable (AU Cable) Data Flow Diagram	10 51
	(LN 00.04.29.0)	10-51

Figure	Title	Page
10-18	Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0)	10-52
10-19	(5 Sheets)	10-52
10-13	Diagram (LN 00.04.35.0)	10-57
10-20	Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0)	
	(4 Sheets)	10-58
10-21	Memory Loader and Data Display Panel (02A1, Pushbutton/ Lamps IM1, IM2, IM3 and S/D) Data Flow Diagram	10-62
10-22	(LN 00.04.40.0)	10-02
10-22	(LN 00.04.41.0 through LN 00.04.43.0) (3 Sheets)	10-63
10-23	Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self-Check Data Flow Diagram (LN 00.04.44.0	
	through 00.04.52.0) (9 Sheets)	10-66
10-24	Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS,	
	and AM Cables) Data Flow Diagram (LN 00.04.53.0	
	through LN 00.04.57.0) (5 Sheets)	10-75
10-25	Relay Circuits Locations Data Flow Diagram	
	(LN 00.04.58.0)	10-80
10-26	Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0).	10-81
10-27	History Delay Lines Data Flow Diagram (LN 04.00.02.0).	10-82
10-28	Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0) (2 Sheets)	10-83
10-29	Input Signals to Diode Cards Data Flow Diagram	
	(LN 04.00.20.0)	10-85
10-30	LVDCME Second Level Logic Diagrams (51 Sheets)	10-86
10-31	Power Control Panel (01A1) Assembly Drawing	10-137
10-32	Tape Control Panel (01A2) Assembly Drawing (2 Sheets)	10-138
10-33	AC Power Gate (01B5) Assembly Drawing	10-140
10-34	Memory Loader and Data Display Panel (02A1) Assembly Drawing (2 Sheets)	10-141
10-35	Interface Exerciser Panel (02A2) Assembly Drawing	10-14
10-33	(2 Sheets)	10-143
10-36	Connector Panel (02A3) Assembly Drawing	10-14
10-37	Computer Power Sequence Relay Gate (02A8) Assembly	
	Drawing	10-146
10-38	LVDCME Circuit Card Location Charts	10-14'
10-39	LVDCME Edge Connector Lists	10-14
10-40	Relay Card Printed Circuit Board Assembly (6901030)	10-14
10-41	AN1 Translator Printed Circuit Board Assembly	
	(6901330) (2 Sheets)	10-14

Figure	Title	Page
10-42	AN2 Translator Printed Circuit Board Assembly (6901332) (2 Sheets)	10-151
10-43	TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (2 Sheets)	10-153
10-44	TC2, B0 Detect Printed Circuit Board Assembly (6901338) (2 Sheets)	10-155
	, NA1 Translator Printed Circuit Board Assembly (6901340) (2 Sheets)	10-157
10-46	NA2 Translator Printed Circuit Board Assembly (6901342) (2 Sheets)	10-159
10-47	SC1 Simulator Printed Circuit Board Assembly (6901344) (2 Sheets)	10-161
10-48	SC2 Simulator Printed Circuit Board Assembly (6901346) (2 Sheets)	10-163
10-49	Modified AN1 Printed Circuit Board Assembly (6901348) (2 Sheets)	10-165
10- 50 10- 51	3.6K Resistor Printed Circuit Board Assembly (6901349) Temperature Monitoring Printed Circuit Board Assembly	10-167
10-52	(6901350) (2 Sheets)	10-168
10-53	(6901354)	10-170
10-54	(6901355) (2 Sheets)	10-171
10-55	(2 Sheets)	10-173
	(2 Sheets)	10-175

LIST OF RELATED MANUALS

Equipment	Manufacturer	Manual Title
Power Supply Model M15-50A-0V	Trygon Electronics Corporation	Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-50A-0V.
Power Supply Model M15-15A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-15A-0V.
Power Supply Model M36-10A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-10A-0V.
Power Supply Model M15-10-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-10-0V.
Power Supply Model M36-5-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-5-0V.
Power Supply Model M15-5-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-5-0V.
Power Supply Model M15-30A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-30A-0V.
Power Supply Model M15-15A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-15A-0V.
Power Supply Model M15-10-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-10-0V.
Tape Reader Assembly, Model RR- 1002B-333	Rheem Electronic Corporation	Rheem Tape Reader, Model RR-1002B, L, R, Operations and Maintenance Manual.
Tape Spooler Assembly, Model RS-500A	7.	Rheem Tape Spooler, Operations and Maintenance Manual.
Automated Logic Diagrams	IBM Corporation	Saturn V LTE – LVDC Manual Exerciser Automated Logic Diagrams.



Figure 1-1. Launch Vehicle Digital Computer Manual Exerciser

SECTION I

INTRODUCTION AND DESCRIPTION

- 1-1. INTRODUCTION.
- 1-2. PURPOSE OF MANUAL.
- 1-3. This volume of the manual provides laboratory maintenance instructions for the Saturn V LTE Launch Vehicle Digital Computer Manual Exerciser (hereinafter referred to as the LVDCME), IBM part number 6902000 M1 (see figure 1-1), manufactured by International Business Machines Corporation, Federal Systems Division, Rockville, Maryland.
- 1-4. Maintenance instructions for those LVDCME assemblies not built or modified by the Federal Systems Division are not included in this manual but are supplied separately. (Refer to the list of related manuals.) Automated Logic Diagrams (ALD's) are not an intregal part of this manual but are referred to (as needed) by their IBM drawing numbers.
- 1-5. Unusual terms and abbreviations are listed alphabetically in the glossary. A topical index indicates the pages that describe the LVDCME functions and circuits. Both the glossary and the index are located at the back of the volume.
- 1-6. PURPOSE OF EQUIPMENT.
- 1-7. The purpose of the LVDCME is to evaluate the Launch Vehicle Digital Computer (LVDC) when the LVDCME is installed in either the ACME or the ASTEC laboratory test equipments (refer to Volume I).
- 1-8. PART SYMBOLS.
- 1-9. Symbols for standard electrical and electronic parts conform with military standard MIL-STD-15-1. Nonstandard symbols are defined in the table of part symbols.
- 1-10. LOGIC SYMBOLS.
- 1-11. The logic symbols used in this volume and on the ALD's are defined in the table of logic symbols. Also, included with the table is a discussion of the physical layout and interpretation of the ALD's.
- 1-12. DESCRIPTION.
- 1-13. CONSTRUCTION.
- 1-14. The LVDCME (figure 1-1) is comprised of two frames (frame 01 and frame 02) welded together to form a unit 58 inches long, 31 inches deep and 60 inches high that weighs approximately 1912 pounds. Frames 01 and 02 are further divided into modules. The upper module in each of these frames is designated module A; the lower module is designated module B.

1-15. Each module has removable side covers and hinged gate assemblies that provide access to parts within the module. Hinged doors provide access to power supplies and power control relays at the rear of modules 01A and 02A. Each removable side cover and hinged door (except the hinged gate assemblies and the power supply access doors) is electrically interlocked so that power is disconnected whenever a cover is removed or a door is opened. Casters at the bottom of each frame facilitate moving and installation.

1-16. ASSEMBLIES.

- 1-17. Figure 1-2 shows the assemblies of frames 01 and 02. Figure 1-3 lists the LVDCME assemblies in alphanumeric order by reference designation to provide additional information concerning these assemblies. In frames 01 and 02, reference designators for the assemblies are prefixed by the number of the module in which the assembly is located. For example, the power control panel is located in frame 01 module A and has a partial reference designation 1; the complete reference designation for this panel is therefore 01A1.
- 1-18. CONTROL PANELS. Each of the four LVDCME control panels is divided into areas that contain associated controls and indicators. The type of controls and/or indicators is designated by the legend at the top of the area. A table in Section III lists all operating controls and indicators with brief descriptions of their functions. The TAPE READER AND MODE CONTROL panel and the POWER CONTROL panel contain test jacks for monitoring critical voltages or signals.
- 1-19. POWER SUPPLIES. Each of the ten LVDCME power supplies has been slightly modified from the configurations shown in the maintenance manuals for these supplies. One modification is the replacement of the standard input plugs with plugs that fit the power supply receptacles in the LVDCME. Another modification is the removal of internal power supply jumpers to allow remote rather than local sensing of the power supply voltages.
- 1-20. Each power supply can provide an output that is current and/or voltage regulated. In the LVDCME each current regulation circuit is disabled by placing the CURRENT potentiometer in the full clockwise position.
- 1-21. The power supplies have external resistor networks that permit the output voltages to be varied plus or minus 1 volt. These resistor networks (consisting of a fixed resistor in series with a potentiometer) are mounted on the POWER CONTROL panel. The potentiometer may be adjusted from the front of the panel.
- 1-22. GATE ASSEMBLIES. Each of the gate assemblies containing SMS circuit cards and other components is hinged on one edge for ease of accessibility in checkout and maintenance. A fan assembly mounted on each gate assembly provides cooling air for the SMS circuit cards and components.

1-23. STANDARD MODULAR SYSTEM LOGIC.

1-24. SMS CARD PHYSICAL DESCRIPTION. The logic cards used in the LVDCME are called standard modular system (SMS) cards. These pluggable printed circuit cards contain all the components and printed wiring necessary for a particular electronic function. A special program cap on some SMS printed circuit cards gives additional flexibility to this form of packaging, and reduces the number of cards required for field servicing. Each card is identified by a four-character code and a six-, seven-, or nine-digit IBM part number.

- 1-25. The SMS single card, the kind used in the LVDCME, is made of an epoxy paper laminate material, and is approximately 1/16 inch thick, 4-1/2 inches long, and 2-1/2 inches wide. All of the electronic components and the program cap, if used, are mounted on the front side of the SMS card form. Connections to the components and program cap are made on the back side of the SMS card form by printed wiring patterns that terminate at contacts at the bottom of the card. These contacts, labeled A through R, couple the signals and voltages to the circuit components when the card is inserted into its receptacle. The printed circuit wiring (land pattern) depends on the type of circuit on the card.
- 1-26. The program cap on the front of some SMS cards comprises two conductor rails which, in the pre-cut state, connect to tabs on the printed circuit land pattern. By cutting the program cap, various jumpering (cap) connections are made to the tabs to allow one SMS card to be used in several circuit configurations.
- 1-27. SMS RECEPTACLE PHYSICAL DESCRIPTION. The pluggable printed circuit cards are inserted into SMS card receptacles (figure 1-4). Although the contacts are all in line on the card insertion side of the receptacle, they pass through the receptacle in a staggered arrangement. This arrangement allows additional room for wire-wrapping or soldering of signal and voltage wires to the terminal pins. The SMS card receptacles used in the LVDCME are the 8-position type, serving as a common receptacle for eight individual SMS cards, and the 1-position type, accommodating one SMS card.
- 1-28. ELECTRICAL AND MECHANICAL CHARACTERISTICS.
- 1-29. Figure 1-5 lists the LVDCME electrical and mechanical characteristics.

Legend for Figure 1-2

<u>Item</u>	Name
1	Memory Loader and Data Display Panel Assembly (02A1)
2	Interface Exerciser Panel Assembly (02A2)
3	Power Control Panel Assembly (01A1)
4	Tape Control Panel Assembly (01A2)
5	Tape Reader Assembly (01A3)
6	Tape Spooler Assembly (01A4)
7	Gate Assembly (01B4)
8	Gate Assembly (01B3)
9	Gate Assembly (01B2)
10	Gate Assembly (01B1)
11	Gate Assembly (02B4)
12	Gate Assembly (02B3)
13	Gate Assembly (02B2)
14	Gate Assembly (02B1)
15	Connector Panel Assembly (02A3)
16	Power Sequence Relay Gate Assembly (01A9)
17	Power Supply (02A9)
18	Power Supply (02A10)
19	Computer Power Sequence Relay Gate Assembly (02A8)
20	Power Supply (02A4)
21	Power Supply (02A5)
22	Power Supply (02A6)
23	Power Supply (02A7)
24	Delay Line Gate Assembly (02B8)
25	Gate Assembly (02B7)
26	Gate Assembly (02B6)
27	Gate Assembly (02B5)
28	Module Switching Relay Gate Assembly (01B8)
29	Gate Assembly (01B7)
30	Gate Assembly (01B6)
31	AC Power Gate Assembly (01B5)
32	Power Supply (01A7)
33	Power Supply (01A8)
34	Power Supply (01A6)
35	Power Supply (01A5)

. .0

Ш-1-4




Figure 1-2. Frame 01 and 02 Assemblies

Reference Designation	Index Number Figure 1-2	Name	Part Number or Manufacturers Designation	Manufacturer	Description
01A1	3	Power Control Panel Assembly	6901200	IBM Corporation	Hinged on bottom. Contains power controls and adjustments and voltage monitoring test points for the LVDCME and computer under test.
01A2	4	Tape Control Panel Assembly	6901100	IBM Corporation	Hinged on left side. Contains controls and test points for the tape reader and tape spooler.
01A3	5	Tape Reader Assembly	Model RR-1002B-333 (6901110)	Rheem Electronic Corporation	Mounted on slide mounted rack with assembly 01A4. See maintenance instructions for this item. (Refer to list of related manuals.)
01A4	6	Tape Spooler Assembly	Model RS-500A (6901120)	Rheem Electronic Corporation	Mounted on slide mounted rack with assembly 01A3. See maintenance instructions for this item. (Refer to list of related manuals.)
01 A5	35	Power Supply	Model M15-50A-0V (6901013)	Trygon Electronics Incorporated	Provides -12 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A6	34	Power Supply	Model M15-15A-0V (6901010)	Trygon Electronics Incorporated	Provides -6 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A7	32	Power Supply	Model M36-10A-0V (6901012)	Trygon Electronics Incorporated	Provides -26.5 VDC for LVDCME power sequencing relays. See maintenance instructions for this item. (Refer to list of related manuals.)
01A8	33	Power Supply	Model M15-10-0V (6901011)	Trygon Electronics Incorporated	Provides +12 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A9	16	Power Sequence Relay Gate Assembly	6901500	IBM Corporation	Hinged on bottom. Contains voltage sequencing relays used during power-up and power-down operations.
01B1	10	Gate Assembly	6901300	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B2	9	Gate Assembly	6901400	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B3	8	Gate Assembly	6901430	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B4	7	Gate Assembly	6901230	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B5	31	AC Power Gate Assembly	6901600	IBM Corporation	Accessible through side panel. Contains AC power control circuits for power supplies and fans.
01B6	30	Gate Assembly	6901630	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B7	29	Gate Assembly	6901530	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B8	28	Module Switching Relay Gate Assembly	6901220	IBM Corporation	Hinged on top. Contains LVDCME relays used during computer module switching.

Figure 1-3. LVDCME Assemblies (Sheet 1 of 2)

Reference Designation	Index Number Figure 1-2	Name	Part Number or Manufacturers Designation	Manufacturer	Description
02A1	1	Memory Loader and Data Display Panel Assembly	6902100	IBM Corporation	Hinged on left side. Contains controls and indicators needed during memory loading and verification.
02A2	2	Interface Exerciser Panel Assembly	6902150	IBM Corporation	Hinged on right side. Contains error indicators and controls and indicators needed to exercise the computer with the diagnostic program.
02A3	- 15	Connector Panel Assembly	6902330	IBM Corporation	Contains LVDCME - computer and self check interface connectors.
02A4	20	Power Supply	Model M36-5-0V (6902042)	Trygon Electronics Incorporated	Provides +20 VDC for computer memory circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A5	21	Power Supply	Model M15-5-0V (6902041)	Trygon Electronics Incorporated	Provides +12 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A6	22	Power Supply	Model M15-30A-0V (6902044)	Trygon Electronics Incorporated	Provides +6 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A7	23	Power Supply	Model M15-15A-0V (6902045)	Trygon Electronics Incorporated	Provides -3 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A8	19	Computer Power Sequence Relay Gate Assembly	6902230	IBM Corporation	Contains relays that control sequencing of voltages applied to the computer during power-up and power-down operations.
02A9	17	Power Supply	Model M15-10-0V (6902040)	Trygon Electronics Incorporated	Provides +6 volts to computer for module switching. See maintenance instructions for this item. (Refer to list of related manuals.)
02A10	18	Power Supply	Model M15-5-0V (6902041)	Trygon Electronics Incorporated	Provides +12 VDC to computer for module switching. See maintenance instructions for this item. (Refer to list of related manuals.)
02B1	· 14	Gate Assembly	6902200	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B2	13	Gate Assembly	6902300	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B3	12	Gate Assembly	6902400	IBM Corporation	Hinged on top. Contains LVDCME logic, circuits.
02B4	11	Gate Assembly	6902500	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B5	27	Gate Assembly	6902600	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B6	26	Gate Assembly	6902700	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B7	1. 25	Gate Assembly	6902800	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B8	24	Delay Line Gate Assembly	6902900	IBM Corporation	Hinged on top. Contains LVDCME delay lines.
·					il il

Figure 1-4. Typical SMS Card Receptacle

Input Power	Phase: 3 phase; 5 wire; wye connected; phase sequence is ABC				
	Frequency: 60 ±5 cycles/sec				
	Voltage: 115 ±11.5 VAC (line to neutral)				
	Current: 20 (MIN) to 30 (MAX) amperes/phase				
Environment	Ambient Temperature: +60 DEG F to +95 DEG F				
	Relative Humidity: 10% to 80%				
Mechanical	Basic Packaging: IBM SMS family.				
Packaging	Cabinet: Two frames mechanically and electrically bonded together				
	Size: Heighth - 60 inches Length - 58 inches Depth - 31 inches Weight: 1912 pounds				
	Logic Chassis Design: Hinged on one edge for ease of accessibility; a blower is mounted on each chassis for cooling of SMS circuit cards and components.				
	Printed Circuit Cards: The basic logic subassembly is SMS cards.				

Figure 1-5. Electrical and Mechanical Characteristics

SECTION II

THEORY OF OPERATION

2-1. GENERAL.

2-2. This section contains a functional description of the LVDCME circuits. The functional descriptions contained in this section are as follows:

1. POWER DISTRIBUTION

- a. AC POWER DISTRIBUTION
- b. INTERNAL LVDCME POWER DISTRIBUTION
- c. DC POWER DISTRIBUTION TO COMPUTER INTERFACE

2. LVDCME SUBSIDIARY CIRCUITS

- a. LVDCME TIMING
- b. TRANSLATION CIRCUITS
- c. VOTERS
- d. DISAGREEMENT ERROR DETECTORS
- e. EXCLUSIVE OR COMPARATORS
- f. BINARY COUNTERS
- g. PARITY DETECTORS
- h. ERROR TEST AND ERROR RESET CIRCUITS
- i. INDICATOR LAMP CIRCUITS
- 3. CHANNEL-MODULE-SWITCHING
- 4. MEMORY LOADER/DATA DISPLAY
- 5. INTERFACE EXERCISER
- 6. SELF CHECK
- 7. COMPUTER CONTROL

动性 经产品货币

CHERO STEPPING

- 2-3. In describing the functions listed, simplified diagrams and timing charts are presented to familiarize the reader with the equipment. Detailed drawings are provided in Section X; reference to these drawings is made as necessary.
- 2-4. Negative logic is used throughout the LVDCME. A "1" is represented by a negative voltage level (-6 VDC or -12 VDC) and a "0" is represented by ground potential. An input to an "AND" or an inverter circuit that is floating, is interpreted as a "1". A "0" output prevails when "OR", "AND" or inverter circuit outputs are "ORed" together.
- 2-5. POWER DISTRIBUTION.
- 2-6. AC POWER DISTRIBUTION. (See figure 10-4.)
- 2-7. Primary power (3-phase, 60 cycle AC) is applied to connector 01B11J01. Each phase is applied through circuit breaker 01B5CB4 to movable contacts of relay 01B5K3. Phase A is also connected to the primary of transformer 01B5T1 whose secondary applies 24 volts to receptacle 02A3J23. This voltage is returned externally to the E. O. PWR CONT point (upper left hand corner of drawing) and routed through interlocks, normally closed contacts of POWER OFF switch 01A1S6 and normally closed contacts of relay 01B5K3 to POWER OFF lamps 01A1DS6. This action causes the POWER OFF lamp to light.
- 2-8. When POWER ON switch 01A1S7 is pressed, relay 01B5K3 picks and holds through its own contacts. The following occurs:
- 1. POWER OFF lamps 01A1DS6 go out.
- 2. POWER ON lamps 01A1DS7 light.
- 3. Primary power is routed through normally open contacts of relay 01B5K3 to fan motors, DC power supplies, and ϕA , ϕB , ϕC , and FAN lamps 01A1DS5.

NOTE

Phases are distributed as follows:

Phase A -12 V power supply (computer exerciser)

+12 V power supply (module switching)

φA lamp 01A1DS5

Phase B All fan motors

+6 V power supply (module switching)

+20 V power supply (computer)

NOTE (cont)

- +12 V power supply (computer)
- +6 V power supply (computer)
- -3 V power supply (computer)
- φB and FAN lamps 01A1DS5
- Phase C
- +12 V power supply (computer exerciser)
- -26.5 V power supply (computer exerciser)
- -6 V power supply (computer exerciser)

Tape reader

φC lamp 01A1DS5

- 2-9. When POWER OFF switch 01A1S6 is pressed, 24 volts, from the interlocks, is disconnected from the remainder of the circuit, and relay 01B5K3 drops, removing primary power from fans and all AC receptacles. The following occurs:
- 1. POWER ON lamp 01A1DS7 goes out.
- 2. ϕA , ϕB , ϕC , and FAN lamps 01A1DS5 lamps go out.
- 3. POWER OFF lamp 01A1DS6 lights (when POWER OFF switch 01A1S6 is released).
- 2-10. INTERNAL LVDCME DC POWER DISTRIBUTION. (See figures 10-5 and 10-6.)
- 2-11. Power distribution paths within the LVDCME are controlled by relays and switches, and the paths vary when the relay and switch contacts are transferred. The subsequent description covers the initial conditions and voltage sequencing during LVDCME power-on and power-off operations.

NOTE

Prefix all abbreviated reference designations with 01A9.

2-12. Initially all relays are de-energized and -26.5 volts is available at contact C of ACME POWER-SEQ ON switch 01A1S4. ACME POWER-SEQ OFF lamps 01A1DS3 are lit, and ACME POWER-SEQ ON lamps 01A1DS4 are not lit. When ACME POWER-SEQ ON switch 01A1S4 is pressed, relay K11 picks, and power supply voltages pick the following relays through normally open contacts of relay K11 (figure 10-6):

Power Supply	K11 Contact	Relay Picked
-12 V	D	K8
+12 V	В	K9
-6 V	С	K16

- 2-13. Relays K2, K3 and K10 pick through normally open contacts of K9, and relay K13 picks through normally open contacts of relay K10 removing energizing voltage from ACME POWER-SEQ OFF lamps 01A1DS3. All relays picked thus far hold through the interlocks formed by normally open contacts of relays K13, K8, K16, K9 and K10. The ACME POWER-SEQ ON switch 01A1S4 may now be released without affecting the power-on sequencing.
- 2-14. When relay K13 picks energizing voltage is applied through its normally open contacts to one-second time-delay relay K17. After one second, relay K17 picks and applies a ground to the coil of relay K1. Relay K1 picks and holds through its own contacts and disconnects the ground return for relay K17 causing K17 to drop. Energizing voltage is applied through normally open contacts of relay K1, and normally closed contacts of relays K17 and K14 to relay K12 and ACME POWER-SEQ ON lamps 01A1DS4. When relay K12 picks, a ground level (OPER) is applied to LVDCME logic circuits and the power-on sequence is complete.
- 2-15. When ACME POWER-SEQ OFF switch 01A1S3 is pressed, the power-off sequence begins. Energizing voltage is applied to relay K14 and one-second time-delay relay K14 through normally closed contacts of relay 02A8K13. Relay K14 picks, holds through its own contacts and provides energizing voltage to relay K4 when switch 01A1S3 is released. When relay K14 picks, relay K12 drops and removes OPER from LVDCME logic circuits. After one second, relay K4 picks and de-energizes relay K11. When relay K11 drops, all relays except K4 drop. (ACME POWER-SEQ ON lamp 01A1DS4 goes out when relay K1 drops; ACME POWER-SEQ OFF lamp 01A1DS3 lights when relay K13 drops.) When the heating element in relay K4 cools, K4 contacts open and the power-off sequence is complete.
- 2-16. DC POWER DISTRIBUTION TO THE COMPUTER INTERFACE. (See figures 10-5, 10-7 and 10-8.)
- 2-17. The subsequent description covers the initial conditions and voltage sequencing of the DC power distribution during computer power-on and power-off operations.

NOTE

Prefix all abbreviated reference designations with 02A8.

2-18. Initially all relays in gate 02A8 are de-energized with the exception of relay K40 which is picked by -26.5 V from the Launch Vehicle Data Adapter Manual Exerciser (LVDAME) or Temperature Modulator interlock. The COMP POWER-SEQ OFF lamps 01A1DS1 are lit, and COMP POWER-SEQ ON lamps 01A1DS2 are not lit. When COMP POWER-SEQ ON switch 01A1S2 is pressed, -26.5 V is applies through normally open relay K40 contacts to relay K36. Relay K36 picks and allows power supply voltages to pick interlock relays K29, K26, K28, K15, K31 and K30 (figures 10-7 and 10-8). Power relays K23, K33 and K39 pick through the interlock formed by the normally open contacts of the interlock relays. Voltages are fed through contacts to the computer interface as follows:

Voltage	Relay	Contacts
+6 V	K33	B and C
+12 V	K33	D
+20 V	K23	Α
-3 V	K33	A
+12 V (MS)	K39	A and B
+6 V (MS)	K39	C and D

- 2-19. The memory interlock relays (K27, K12, K18 and K32) are picked by the power supply voltages. These relays prevent further power sequencing unless each DC power supply voltage (+6, +12, +20 and -3 volts) appears at the interface.
- 2-20. Relay K13 picks through normally open contacts K32-B and holds through its own contacts. Contacts K13-A by-pass switch 01A1S2 so that all relays energized thus far will remain energized when switch 01A1S2 is released. Contacts K13-B remove the ground return for COMP POWER-SEQ OFF lamps 01A1DS1.
- 2-21. Interlock relay K37 picks through the interlock formed by relay contacts K32-A, K12-A, K18-A and K27-A. Normally open relay K37 contacts switch power supply sense lines for remote sensing. Interlock relays K35 and K38 pick through normally closed contacts of relay K11 and normally open contacts of relay K37. As normally closed relay K35 contacts open, local sensing lines are disconnected from the power supplies. When relay K37 picks, energizing voltage is applied (through normally closed relay K6 contacts) to one-second time-delay relay K1 and two-second time-delay relay K2. The normally open relay K1 contacts close after 1/5 second and provide a ground return for relay K7 which picks and holds through its own contacts. +20 V is applied to the computer memory through normally closed relay K1 contacts and current limiting resistors R1 and R2. When relay K7 picks, energizing voltage is removed from relay K1 which drops in approximately 4/5 second. Relays K2 and K8 control each other in the same manner that relays K1 and K7 controlled each other except that the total time delay of K2 is two seconds. When relay K2 drops energizing voltage is applied (through normally closed relay K2 contacts and normally open relay K8 contacts) to the coils of relays K14 and K24. Normally open K14-C contacts and normally closed relay K9 contacts shunt current limiting resistors R1 and R2 and allow +20 V to be applied directly to the computer memory. Normally open relay K24-A contacts provide the remote sensing path for the +20 V power supply.

- 2-22. Relay K19 picks through normally open relay K14 contacts and normally closed relay K17 contacts, and relay K22 picks through contacts of relays K19 and K16. The opening of normally closed K19 contacts disconnect the local sense line for the +20 V power supply. When relay K22 picks, the PWR HLT (power halt) ground level is removed from computer logic circuits, and energizing voltage is applied to COMP POWER-SEQ ON lamps 01A1DS2. This completes the power-on sequence.
- 2-23. When COMP POWER-SEQ OFF switch 01A1S1 is pressed, the power-off sequence starts. Energizing voltage is applied to relay K16 which picks and holds through its own contacts. When relay K16 picks, contacts K16-B remove energizing voltage from relay K22. The COMP POWER-SEQ ON lamps 01A1DS2 go out, and the PWR HLT ground level is applied to the computer logic circuits. When switch 01A1S1 is pressed, voltage is also applied to one-second time delay relay K20. After one second, relay K20 picks and applies energizing voltage to relay K17, one-second time-delay relay K6 and five-second time-delay relay K5. When relay K17 picks, relay K19 drops and restores local sensing to the +20 V power supply. Open relay contacts K17-A also cause relay K9 to drop.
- 2-24. When relay K6 picks (after one-second delay), the following relays drop due to the opening of contacts K6-A: K7, K8, K14 and K24. One second after relay K6 picks, relay K5 picks and provides a ground return for relay K11. Relay K11 picks and holds through its own contacts and removes the ground return from relay K5 which drops in approximately four seconds. When relay K11 picks, the energizing voltage for relays K35 and K38 is removed, and the two relays drop. When relays K35 and K38 drop, local sensing is restored to power supplies +12 MS, +6 MS, -3 V, +6 COMP and +12 COMP.
- 2-25. When relay K14 drops, energizing voltage is applied (through normally closed contacts K14-B) to five-second time-delay relay K4 and two-second time-delay relay K21. After 2/5 second, relay K21 picks; after one second K4 picks. Normally open contacts of relay K21 provide a discharge path for computer memory capacitors. Relay K4 provides a ground return for relay K10 which picks and holds through its own contacts. Relay K10 removes the energizing voltage from relay K4 whose normally open contacts remove the energizing voltage from relay K13. Normally closed contacts K13-A remove the energizing voltage from relays K36 and K16 which, in turn, drop all energized relays except K40.
- 2-26. Computer power is also sequenced off if ACME POWER-SEQ OFF switch 01A1S3 is pressed. Contacts K13-D (normally open) provide the alternate means of starting the computer power-off sequence.

2-27. LVDCME SUBSIDIARY CIRCUITS.

2-28. Subsidiary circuits are those which are related to more than one LVDCME function. These circuits are necessary to the operation of the LVDCME and are categorized as such only to prevent repetitious explanations.

2-29. LVDCME TIMING.

2-30. The timing circuits provide LVDCME logic with negative timing gates synchronized with the positive computer timing gates. The clock generator receives the voted computer W clock and generates four clocks (NCPW, NCPX, NCPY, and NCPZ). The bit gate generator uses NCPW to generate 14 bit gates (NBG1 through NBG14). Similarly, the phase generator uses NBG1 to generate three phase gates (NPHA, NPHB, and NPHC). Figure 2-1 shows the timing relation between the various timing gates. The sync control circuit maintains synchronization between the outputs of the bit gate and phase




Figure 2-1. LVDCME Timing Gates

III-2-7

generators in the LVDCME and computer. The sync error detectors monitor synchronization between LVDCME and computer phase B and ACME and computer gate 5 and lights a lamp is synchronization is lost.

2-31. CLOCK GENERATOR. The clock generator is shown in simplified form on figure 2-2. The voted W clock (PTGY) is delayed a total of two clock times by DLY 1 and DLY 2. The delayed W clock triggers SS 1 which produces the Y clock pulse (NCPY).




Figure 2-2. Clock Generator

- 2-32. After being delayed by DLY 1, PTGY is again delayed by DLY 3. (The total delay of DLY 1 and DLY 3 is four clock times.) Single-shot SS 2 is triggered and NCPW is generated. Note that NCPW is generated by the preceding computer W clock.
- 2-33. The pulse that triggered SS 1 (DDCPW) is inverted and delayed one clock time by DLY 4 to produce NCPZ. Similarly the pulse that triggered SS 2 (DDDCPW) is inverted and delayed one clock time by DLY 5 to produce NCPX.
- 2-34. BIT GENERATOR. The bit generator consists of a shift register control circuit, a seven-bit shift register, and a bit decoding circuit. The shift register control circuit prevents the contents of the shift register from rippling through when it is stepped.
- 2-35. Figure 2-3 is a diagram of the shift register control circuit which is comprised of a pair of latches interconnected to form a binary counter. Latch L2 stores the configuration of latch L1 during a Y clock. The outputs of latch L2 are applied to -IO's which subsequently complement latch L1 during the following W clock. Outputs W AND A and W AND A NOT occur during alternate W clocks.




Figure 2-3. Bit-Gate Shift Register Control Circuit

- 2-36. The bit generator shift register is a latch register that changes configuration every bit time under control of W AND A and W AND A NOT. Seven outputs (G1 through G7) change states as shown on figure 2-4. The bit decoder is a matrix that generates 14 bit gates that correspond to the times that two successive shift register outputs are in opposite states. For instance, NBG1 is generated when G2 = 1 and G1 = 0.
- 2-37. PHASE GENERATOR. The phase generator (figure 2-5) consists of two tratches that are interconnected so that outputs NPHA, NPHB, and NPHC occur at the same times (respectively) that computer phases PA, PB, and PC occur. The outputs of tratch 1 are changed during Y time of BG14; the outputs of tratch 2 are changed during W time of BG1.
- 2-38. SYNC CONTROL. The sync control consists of a single-shot that generates a pulse at the beginning of each computer phase B (NPB). This pulse is sent to the bit gate generator where it sets the control circuit and shift register to states that correspond to BG1. The sync pulse is also sent to the phase generator where it sets NPHB to a "1". The sync control therefore maintains synchronization between the computer and LVDCME timing gates once every three phases.




Figure 2-4. Bit-Gate Shift Register Outputs

2-39. PHASE SYNC AND BIT-GATE SYNC ERROR DETECTORS. The phase sync error detector is a single stage comparator that compares NPHB with NPB at Z clock time. Errors are stored in a latch that causes the sync error indicator (SYNC) to light. The bit-gate sync error detector is another single stage comparator that compares G5 and NG5 at Z clock time. Errors are stored in a latch that also causes the sync error indicator to light.

2-40. TRANSLATION CIRCUITS.

2-41. Most computer signals that appear at the computer-LVDCME interface must be translated from positive logic levels to negative logic levels. This is accomplished by translation circuits which change +6 V signals to -6 V signals and leave 0 V signals unchanged. Conversely, LVDCME signals that go to the computer must be translated into positive logic levels for use in the computer. Generally, LVDCME signals are named the same as their computer counterparts except that they are prefixed with T or N to indicate their translated or negative logic nature.

2-42. VOTERS.

2-43. All triple modular redundant (TMR) inputs to the LVDCME go to voters. Each voter provides a single output that corresponds to the majority of inputs to the voter. Figure 2-6 is a simplified diagram of a typical voter in which inputs A1, A2, and A3 are used to generate a single output (NA). If two or more inputs are "1's", NA is a "1"; if two or more inputs are "0's", NA is a "0".

2-44. DISAGREEMENT ERROR DETECTORS.

2-45. All TMR inputs to the LVDCME go to disagreement error detectors. These error detectors continuously sense for disagreement between corresponding signals from the three computer channels. If a disagreement exists, an error signal is generated which subsequently lights a lamp that indicates which signal and channel is at fault.




Figure 2-5. Phase Generator




Figure 2-6. Typical LVDCME Voter

2-46. The disagreement error detector works on the principle that if one signal in a TMR trio differs from the other two, it must match the inverses of the other two. Figure 2-7 is a simplified diagram of a typical disagreement error detector in which inputs A1, A2, and A3 (and their inverses) are compared. Each signal is compared (in a -AO) with the inverses of the remaining signals, and the inverse of each signal is compared with the remaining signals. If agreement between A1, A2, and A3 does not exist, a "1" will appear at the disagreement error output that corresponds to the faulty signal.

2-47. EXCLUSIVE OR COMPARATORS.

- 2-48. The LVDCME contains many exclusive OR comparators that compare corresponding data from two sources. Figure 2-8 shows a typical exclusive OR comparator in which three parallel inputs (X1, X2, and X3) are compared with three other parallel inputs (Y1, Y2, and Y3).
- 2-49. If a compare exists, the input to each A0 will be unlike, and the output of each A0 will be a "1". This will result in a "1" on the COMPARE line and a "0" on the COMPARE NOT line. If a compare does not exist, at least one of the A0's will have two "1" inputs. This will result in a "0" on the COMPARE line and a "1" on the COMPARE NOT line.
- 2-50. Two additional A0's are required to compare each additional pair of inputs. A single stage comparator is used to compare serial data from two sources.

2-51. BINARY COUNTERS.

- 2-52. The LVDCME contains many binary counters which are alternately set or cleared every time the signal they are monitoring changes from a "0" to a "1". Figure 2-9 shows a typical binary counter which is monitoring signal B and controlled by signal A.
- 2-53. The control latch stores the configuration of the output latch providing A is a "1". The output latch is then alternately set or reset every time B goes from a "0" to a "1". When A is a "0" the configuration of the output latch cannot be changed. The binary counter can be initially set or cleared by routing a signal through an inverter to the output latch set or reset input.




Figure 2-7. Typical LVDCME Disagreement Error Detector

2-54. PARITY DETECTORS.

2-55. The LVDCME contains several parity detectors that are used for parity bit generation and parity error detection. These parity detectors detect the number of "1's" contained in the information feeding them (see figure 2-10).

2-56. When either, none, or 2, or four of the inputs A, B, C, and D are "1's" the outputs of OR circuits 1 and 2 are the same value. Therefore one of the inputs to OR circuit 3 is a "1" and the EVEN and ODD outputs are respectively a "1" and "0". When an odd number of the inputs are "1's" the outputs of OR circuits 1 and 2 are unlike values. Thus the inputs to OR circuit 3 are "0's" and the EVEN and ODD outputs are a "0" and "1" respectively.

2-57. ERROR TEST AND ERROR RESET CIRCUITS.

2-58. The error test and error reset circuits generate four signals (ERR TEST and ERR RST and their inverses). The error latches are all set when ERR TEST is a "1" and are all reset when ERR RST is a "1".




Figure 2-8. Typical Exclusive OR Comparator Circuit




Figure 2-9. Typical Binary Counter

2-59. ERR TEST and ERR TEST NOT are the outputs of a latch which is set when the ERROR DEVICES TEST pushbutton is pressed and the tape reader is stopped. ERR RST and ERR RST NOT are forced to a "1" and a "0" respectively as follows:

- 1. When the ERROR RESET pushbutton is pressed and the tape reader is stopped.
- 2. At tape reader clock pulse 2 time in the invert error mode by a tape address of 00110.




Figure 2-10. Typical Parity Detector

2-60. INDICATOR LAMP CIRCUITS.

- 2-61. The LVDCME contains many indicator lamps that are associated with either switches or latches. These lamps are all commonly connected to -12 VDC on one side. A lamp associated with a switch is lighted by providing a return path to ground for -12 VDC through the lamp and the normally open or normally closed contacts of the switch.
- 2-62. A lamp associated with a latch is connected in the collector circuit of an indicator driver. The lamp is lighted by a "1" input into the indicator driver which is fed by the set or reset of a latch.
- 2-63. The lamps on the MEMORY LOAD AND DATA DISPLAY, TAPE READER AND MODE CONTROL, and INTERFACE EXERCISER panels are lighted when the LAMP TEST pushbuttons on these panels are in the LAMP TEST position. This applies ground to the lamps or to the base of the transistor in the indicator driver.

2-64. CHANNEL-MODULE SWITCHING.

- 2-65. The channel and module switching feature of the LVDCME is used to force the seven computer modules to operate on only one of their three TMR channels. To select a channel, the LVDCME disables the remaining channels by setting one voter input to "0" and the other voter input to "1". (Refer to manual portion of figure 2-11.)
- 2-66. Figure 2-12 shows a typical computer voter group and its input circuits. Normally, inputs A1, A2, and A3 and outputs CH1, CH2, and CH3 are alike (all zeroes or all ones); points A, B, and C are connected to +6 MS and points D, E, and F are connected to +12 MS. To select channel 1, input A2 and A3 must be set to "1", input E must be set to "0" and input F must be set to "1". Inputs E and F could be reversed. Outputs CH1, CH2, and CH3 will now correspond to input A1.

MANUAL			AUTO				
CHANNEL			CIO CODE	CHANNEL			
1	2	3	CIO CODE	1	2	3	
х	0	1	056	x	0	1	
x	1	0	062	x	1	0	
0	x	1	066	0	x	1	
. 1	x	0	072	1	х	0	
. 0	1	· x	076	1	0	x	
1	0	x	102	0	1	x	
x	x	x (TMR)	022	х	x	x (TMR)	
Note: x - denotes selected channel.							

Figure 2-11. Channel Switching Selections

- 2-67. A voter input may be set to "1" by grounding the corresponding latch-back supply point (A, B, or C). A voter input may be set to "0" by grounding the +12 MS supply point (D, E, or F). The two methods of selecting each channel are listed in figure 2-13. (See figure 2-12.)
- 2-68. The computer may be operated in any one of the following modes: (1) single channel (channel switching), (2) all channel, or (3) mixed channel (module switching). In single channel operation, the same channel is selected in each of the seven modules; in all channel operation (normal mode when channel-module switching is not used) all channels are selected; in mixed channel operation, any channel in each of the seven modules may be selected.
- 2-69. The LVDCME circuit that controls channel and module switching is shown in simplified form on figure 2-14. The mode of operation (channel or module switching) is selected by alternate action switch CHANNEL/MODULE (02A2S36).
- 2-70. CHANNEL SWITCHING. In the manual mode when HALT is activated, and when the CHANNEL/MODULE switch is in the CHANNEL position, the switch contacts allow the three channel selection switches to control computer channel selection. The switch contacts also allow picking of relay 01B8K02 which controls the CHANNEL/MODULE lamp, and puts module selection lamps in a known state (MODULE 1 through 7, CHANNEL 1 $\begin{pmatrix} \text{CH2=1} \\ \text{CH3=0} \end{pmatrix}$ lamps light.) The logic connected to the channel selection switches maintain channel selection after the switches are released, and provide for the alternate method of selecting each channel (refer to paragraph 2-66). The logic also includes the relay drivers for energizing the 35 channel-module selection relays. The relays that are energized when the channel selection switches are pressed are listed in figure 2-15.




Figure 2-12. Typical Computer Voter Group and Input Circuits

Channel Being		Configuration of Other					
Selected	A	В	С	D	E	F	Channels
CH1	+6 MS	GRD	GRD	+12 MS	+12 MS	GRD	CH2=0 CH3=1
CHI	+6 MS	GRD	GRD	+12 MS	GRD	+12 MS	CH2=1 CH3=0
Gyvo	GRD	+6 MS	GRD	+12 MS	+12 MS	GRD	CH1=0 CH3=1
CH2	GRD	+6 MS	GRD	GRD	+12 MS	+12 MS	CH1=1 CH3=0
СН3	GRD	GRD	+6 MS	+12 MS	GRD	+12 MS	CH2=0 CH1=1
	GRD	GRD	+6 MS	GRD	+12 MS	+12 MS	CH2=1 CH1=0

Figure 2-13. Channel Selection Methods

Note that there are two ways of selecting each channel and therefore two combinations of energized relays. For example, CHANNEL 1 can be selected when $\begin{pmatrix} \text{CH2=0} \\ \text{CH3=1} \end{pmatrix}$ or when $\begin{pmatrix} \text{CH2=1} \\ \text{CH3=0} \end{pmatrix}$.

2-71. One set of relay contacts grounds the +12 MS supply points in one channel of all seven computer modules, and applies +12 MS to the remaining two channels. Another set of contacts apply +6 MS to one channel of all modules, and applies GRD to the remaining two channels. Figure 2-13 lists the proper voltage conditions for correct channel selection. An ILLEGAL PATH error will exist if the combinations of energized relays is such that the above conditions are not met. A third set of contacts provide a ground return for one of the six channel indicator lamps. Two more sets of contacts provide paths for energizing 7 of the 42 CHANNEL-MODULE lamps. The lamps that light correspond to the channel indicator lamp that is lit. For instance, if the CH2 $\binom{\text{CH1=0}}{\text{CH3=1}}$ lamp is lit, then the CHANNEL 2 $\binom{\text{CH1=0}}{\text{CH3=1}}$ lamps for all seven modules are also lit.

2-72. When the ALL switch is pressed, the logic associated with this switch picks and holds relay 01B8K01. The normally open 01B8K01 contacts apply +6 MS to those lines that were grounded when the LVDCME was in the single channel mode. When relay 01B8K01 picks, it removes the GRD from the CHANNEL-MODULE lamps and also removes the ground return from the channel indicator lamps.




Figure 2-14. Channel/Module Switching Circuits

Switch	Relays Picked (01B8 —)
CH1	K05, K07, K10, K12, K15, K17, K20, K22, K25,
	K27, K30, K32, K35, and K37; or K05, K06, K10,
	K11, K15, K16, K20, K21, K25, K26, K30, K31,
	K35 and K36
CH2	K04, K06, K07, K09, K11, K12, K14, K16, K17,
	K19, K21, K22, K24, K26, K27, K29, K31, K32,
	K34, K36, and K37; or K4, K5, K6, K9, K10, K11,
	K14, K15, K16, K19, K20, K21, K24, K25, K26,
	K29, K30, K31, K34, K35 and K36
СН3	K03, K06, K07, K08, K11, K12, K13, K16, K17,
	K18, K21, K22, K23, K26, K27, K28, K31, K32,
	K33, K36, and K37; or K03, K05, K07, K08, K10,
	K12, K13, K15, K17, K18, K20, K22, K23, K25,
	K27, K28, K30, K32, K33, K35 and K37

Figure 2-15. Channel Selection Relay Table

- 2-73. In the automatic mode, the LVDCME is capable of accepting channel switching commands from the PTC. After a computer HALT is applied, CIO commands select channels as shown in figure 2-11.
- 2-74. MODULE SWITCHING. When HALT is applied and the CHANNEL/MODULE switch is in the MODULE position, its contacts allow the 21 CHANNEL-MODULE switches to control channel selection in each of the computer modules. Figure 2-16 lists the relays that are picked as each of the CHANNEL-MODULE switches are pressed. Any other combination of relays picked for a particular MODULE selection will cause an ILLEGAL PATH error.

2-75. MEMORY LOADER/DATA DISPLAY.

2-76. The Memory Loader/Data Display contains the circuits necessary to perform the memory load - memory verify and data display functions (see figure 10-30 sheet 3). The majority of these circuits are used in both the memory load - memory verify and data display functions. Consequently although this discussion treats the two functions separately only one circuit description is included.

Channel Module	Relays Picked					
Channel-Module	Initial	Alternate				
CH1 MOD1	K05, K07	K05, K06				
CH2 MOD1	K04, K06, K07	K04, K05, K06				
CH3 MOD1	K03, K06, K07	K03, K05, K07				
CH1 MOD2	K10, K12	K10, K11				
CH2 MOD2	K09, K11, K12	K09, K10, K11				
CH3 MOD2	K08, K11, K12	K08, K10, K12				
CH1 MOD3	K15, K17	K15, K16				
CH2 MOD3	K14, K16, K17	K14, K15, K16				
CH3 MOD3	K13, K16, K17	K13, K15, K17				
CH1 MOD4	K20, K22	K20, K21				
CH2 MOD4	K19, K21, K22	K19, K20, K21				
CH3 MOD4	K18, K21, K22	K18, K20, K22				
CH1 MOD5	K25, K27	K25, K26				
CH2 MOD5	K24, K26, K27	K24, K25, K26				
CH3 MOD5	K23, K26, K27	K23, K25, K27				
CH1 MOD6	K30, K32	K30, K31				
CH2 MOD6	K29, K31, K32	K29, K30, K31				
CH3 MOD6	K28, K31, K32	K28, K30, K32				
CH1 MOD7	K35, K37	K35, K36				
CH2 MOD7	K34, K36, K37	K34, K35, K36				
CH3 MOD7	K33, K36, K37	K33, K35, K37				

Figure 2-16. Relays Picked for Module Selection

2-77. MEMORY LOAD - MEMORY VERIFY.

- 2-78. The memory load memory verify function is selected when the ML/DD push-button is in the ML position. The computer memory is loaded and/or verified when this function is selected. The contents of the tape reader register and the display registers are displayed by corresponding COMMAND and COMPUTER lamps respectively. These lamps are used in conjunction with the ERROR lamps for failure analysis. The memory load memory verify function is divided into three operations as follows:
- 1. Tape reader control.
- 2. Tape reader register loading.
- 3. Data transfer.
- 2-79. TAPE READER CONTROL. The tape reader is controlled by the TAPE READER CONTROL and AUTO/MANUAL pushbuttons. The PWR ON/PWR OFF pushbutton turns the tape reader power on or off. The direction of tape flow is controlled by the FOR-WARD/REVERSE pushbutton (FORWARD is a clockwise flow and REVERSE is a counterclockwise flow). The INHIBIT READER CONTROL pushbutton turns the tape spooler power on or off (this permits manual indexing of the tape). The tape reader can be operated in the AUTO or MANUAL mode.
- 2-80. The AUTO mode which is used for reading the tape is selected when the AUTO/MANUAL pushbutton is in the AUTO position. The tape is read in the FORWARD mode; the REVERSE mode is used for tape rewind. The tape reader is started by pressing the START pushbutton and continues to run until the stop pushbutton is pressed, an error is detected, or the last tape word is read (tape address of 00001). When the last tape word is read the tape automatically stops and rewinds to the beginning of the first tape word (tape address of 11111).
- 2-81. The MANUAL mode which is used for loading the tape on the tape spooler and for initially positioning the tape is selected when the AUTO/MANUAL pushbutton is in the MANUAL position. If the leader portion of the tape (sprocket holes only) is under the tape reader read head, the tape advances to the beginning of the first tape word when the MANUAL ADVANCE TAPE pushbutton is pressed. When the information portion of the tape is under the tape reader read head the tape advances one word every time the MANUAL ADVANCE TAPE pushbutton is pressed.
- 2-82. TAPE READER REGISTER LOADING. The tape reader register can be loaded with information generated automatically by the tape reader or manually with switches.
- 2-83. Automatic Tape Reader Register Loading. In the AUTO mode the tape reader register is loaded with information stored on the memory load and verify tape. This tape is comprised of eight channels and a sprocket hole (see figure 2-17). A tape word consists of nine tape characters each of which contains eight bit locations. The value of each bit will be a "1" if a hole is punched in the tape and a "0" if the tape is blank.
- 2-84. Channel 7 (Sequence Channel) always contains a "0" in tape characters 1 through 8 and a "1" in tape character 9. Channel 8 (Parity Channel) contains a "1" in any tape character that contains an even number of "1's" in channels 1 through 7. SYL1 PB will be a "1" if data bit locations SIGN and B1 through B12 contain an even number of "1's" and SYL0 PB will be a "1" if data bit locations B13 through B25 contain an even number of "1's".

·			(PARIT	Y СН	ANNE	L)			Channel 8
		(SEQUE	NCE (CHAN	NEL)		Always A One	Channel 7
DS1	MM3	OA9	OA3	В3	В9	B15	B21	SYL1 PB	Channel 6
DS2	OP1	OA8	OA2	В4	B10	B16	B22	TAADR 5	Channel 5
DS3	OP2	OA7	OA1	В5	В11	в17	B23	TAADR 4	Channel 4
X	X	X	X	X	X	X	X	\times	Sprocket Holes
DS4	OP3	OA6	SIGN	В6-	B12	B18	B24	TAADR 3	Channel 3
MM1	OP4	OA5	В1	в7	В13	B19	B25	TAADR 2	Channel 2
MM2	DUP LEX	OA4	B2	В8	B14	B20	SYL0 PB	TAADR 1	Channel 1
1	2	3	4	5	6	7	8 .	9	Tape Character

Note: The tape address bits (TAADR 1 through TAADR 5) are used for automatic control of the tape reader and data transfer control circuits.

Figure 2-17. Memory Load and Verify Tape Format

2-85. The tape is read one tape character at a time at a rate of 500 characters per second until a complete tape word is read. The logic value of each bit located in channels 1 through 6 except SYLO PB and SYL1 PB is stored in a corresponding position of the tape reader register. Parity and sequence checks are performed on each tape character and if an error is detected the tape stops. If any other error is detected the tape stops on tape character 9. When no errors are detected the next word is read. This process is continued until the complete tape is read.

2-86. Manual Tape Reader Register Loading. In the MANUAL mode the tape reader register is loaded with information generated by the DATA ADDRESS, DATA, and TAPE ADDRESS pushbuttons. Pressing a DATA ADDRESS or DATA pushbutton will complement the value stored in the corresponding position of the tape reader register. These positions of the tape reader register are also cleared when the COMMAND DISPLAY RESET pushbutton is pressed. Pressing a TAPE ADDRESS pushbutton will complement the value stored in the corresponding position of the tape reader register providing the ADV CTR/SEL ADR pushbutton is in the SEL ADR position.

- 2-87. DATA TRANSFER. The data address and data information stored in the tape reader register is serialized at the computer timing rate. This information is then sent to the computer unless:
- 1. A serial parity error is detected in the AUTO or MANUAL REPEAT mode.
- 2. The VERIFY ONLY pushbutton is in the VERIFY ONLY position during a load operation.
- 3. The VERIFY ONLY pushbutton is in the VERIFY ONLY position and the tape address is 00010.
- 4. An error generated during the previous load or verify operation has not been reset.
- 5. The data information is not transferred during a verify operation or when a data address compare error occurs.
- 2-88. The computer after receiving the data address information sends this information back to the Memory Loader. Correct data address transfer is then substantiated by comparing the data address information generated by the Memory Loader with the data address information received from the computer. The current computer sector, syllable, module, duplex, OP code, and operand address bit values contained in the data address information are stored in corresponding display register positions.
- 2-89. During a load operation (OP code 1011) the data information is sent to the computer and loaded into the memory location specified by the sector, syllable, module, duplex and operand address bit values. During a verify operation (OP code 1111) the data information contained in the memory location specified by the sector, syllable, module, duplex and operand address bit values is sent to the Memory Loader. A correct memory load is verified by comparing the data information generated by the Memory Loader with the data address information received from the computer. The current computer data bit values contained in the data address information are stored in corresponding data display shift register positions.
- 2-90. Data transfer occurs in either the AUTO or MANUAL mode. These two modes of transferring data are discussed in the following paragraphs.
- 2-91. Automatic Data Transfer. In the AUTO mode data is continuously sent to the computer as long as the tape is running forward and an error is not detected. Since the data transfer is the same for each tape word, only the transfer of information for one tape word is discussed. Because the tape reader timing rate is much slower than the computer timing rate, six computer operation cycles (cycle 0 through cycle 5) are required to complete one load or verify operation.
- 2-92. The tape reader register is loaded during cycles 0 and 1. During phase A of cycle 2 the serial parity check is performed. Data address information is sent to the computer on the DIN line (TMR) during cycles 2 and 3. The sector, syllable, and module bit values are transferred during phase B of cycle 2. The OP code and operand address bit values are transferred during phase C of cycle 2 and phase A of cycle 3.
- 2-93. Data address information is serially transferred from the computer to the Memory Loader on the TRS and HOPC1 lines (TMR) and parallel transferred on the OP1 through OP4 and A1 through A9 lines (TMR). Sector, syllable, duplex and module bit values are serially gated into the sector-syllable module shift register. This data is then parallel transferred to the sector-syllable-module buffer register and from there

- parallel transferred to the sector- syllable-module display register. OP code and operand address bit values are parallel transferred into the address shift register and from there parallel transferred to the instruction display register.
- 2-94. Correct data address transfer to the computer is substantiated during cycles 2 and 3 by performing two compares. Sector, syllable, duplex and module bit values appearing on the DIN line are compared with corresponding bit values appearing on the TRS line during phase C of cycle 2. OP code and operand address bit values stored in the tape reader register are compared with corresponding bit values received from the computer on the OP1 through OP4 and A1 through A9 lines. Several other compares are performed to substantiate the correct internal transfer of data between the shift, buffer, and display registers.
- 2-95. Data information is sent to the computer on the DIN line during a load operation. Data bit values 12 through 25 are transferred during phase B of cycle 3 and data bit values SIGN and 1 through 11 are transferred during phase C of cycle 3. During a verify operation data information is received from the computer on the TRS and AI3 lines. The data bit values appearing on the TRS line are serially gated into the data display shift register during phases B and C of cycle 3 and phase A of cycle 4. Data bit values appearing on the AI3 line are serially gated into the data display shift register during phases B and C of cycle 4 and phase A of cycle 5.
- 2-96. A correct memory load is verified by performing three compares during cycles 3, 4, and 5. The data bit values appearing on the DIN line are compared with the data bit values appearing on the TRS line during phases B and C of cycle 3 and phase A of cycle 4. The data bit values appearing on the DIN line are also compared with the data bit values appearing on the AI3 line during phases B and C of cycle 4 and phase A of cycle 5. The tape reader register data syllable 0 and syllable 1 parity bit values are compared with the parity bit values generated by the computer memory circuits.
- 2-97. A correct transfer of data into the data display shift register is substantiated by performing one compare. The data bit values appearing on the DIN line are compared with the data bit values appearing on the serial output of the data display shift register.
- 2-98. Manual Data Transfer. In the manual mode data transfer is controlled by the REPEAT/REPEAT and ADDRESS COMPUTER pushbuttons. When the REPEAT/REPEAT pushbutton is in the \overline{REPEAT} position data transfer is accomplished every time the ADDRESS COMPUTER pushbutton is pressed. When a load operation is selected the data information is loaded into the computer memory and then the memory load is automatically verified.
- 2-99. When the REPEAT/REPEAT pushbutton is in the REPEAT position data transfer is accomplished continuously. Load and verify operations are alternately performed as long as the REPEAT mode is maintained.
- 2-100. The timing for the transfer of data address and data information between the Memory Loader and the computer is the same as in the AUTO mode. The compares performed are also the same as in the AUTO mode. The contents of the display registers are cleared when the COMPTR DISPLAY RESET pushbutton is pressed.


2-101. DATA DISPLAY.

- 2-102. The data display function is selected in the MANUAL mode when the ML/DD pushbutton is in the DD position. When this function is selected, computer data associated with a data address or instruction address can be monitored. The data display function is divided into two operations as follows:
- 1. Tape reader register loading.
- 2. Data selection and storage.
- 2-103. TAPE READER REGISTER LOADING. The tape reader register is loaded with information generated by the INSTRUCTION ADDRESS or DATA ADDRESS pushbuttons. The instruction address and data address positions of the tape reader register are displayed by corresponding COMMAND lamps. These positions are cleared when the COMMAND DISPLAY RESET pushbutton is actuated. Pressing an INSTRUCTION ADDRESS or DATA ADDRESS pushbutton complements the value stored in the corresponding position of the tape reader register.
- 2-104. DATA SELECTION AND STORAGE. The data selection and storage operation occurs in either the PRESENT or PAST mode. The PRESENT mode is forced until a computer single step operation is commanded. When this operation is commanded the PAST and PRESENT modes are alternately selected everytime the PAST/PRESENT pushbutton is actuated.
- 2-105. Present Data Selection and Storage. In the PRESENT mode current computer sector, syllable, duplex, and module bit values appearing on the TRS or AI3 lines (TMR) are serially gated into the sector-syllable-module shift register (SSMSR). TRS information is gated into the SSMSR for computer HOP and CDS instructions. AI3 information is gated into the SSMSR for any other computer instruction. The contents of the SSMSR are then parallel transferred into the sector-syllable-module buffer register.
- 2-106. Current computer OP code and address bit values appearing on the OP1 through OP4 and A1 through A9 lines (TMR) are parallel transferred into the address shift register. The address bit values (A1 through A8) are transferred during phase A and the operand address bit values (OP1 through OP4 and OA1 through OA9) are transferred during phase C.
- 2-107. The data address and instruction address bit values stored in the tape reader register are then compared with the current computer data address and instruction address bit values. An address compare occurs on an instruction address when the ADDRESS COMPARE pushbutton is in the INS position. When this pushbutton is in the DATA position an address compare occurs on the data address.
- 2-108. An address compare occurs every time the tape reader register and computer address bit values correspond when the REPEAT/SINGLE pushbutton is in the REPEAT position. When this pushbutton is in the SINGLE position an address compare occurs the first time the tape reader register and computer address bit values correspond after the COMPTR DISPLAY RESET pushbutton is actuated. An address compare also occurs every time an advance operation is commanded in the CST mode.
- 2-109. When an address compare occurs, the contents of the sector-syllable-module buffer register are parallel transferred to the sector-syllable-module display register. Similarly the address and operand address bit values stored in the address shift register are parallel transferred into the instruction address display and instruction display registers respectively.

- 2-110. An address compare also serially gates TRS, AI3, MD7, MR1, PR0, HOPC1, SP1, SP2, RTC, MLC, or SSC information selected by the DISPLAY SELECT switch into the data display shift register. AI3-IA information appears in positions sign and 1 through 7. All other information appears in positions sign and 1 through 25.
- 2-111. The contents of the display registers are displayed by the corresponding COM-PUTER lamps. The display registers are cleared when the COMPTR DISPLAY RESET pushbutton is actuated.
- 2-112. Past Data Selection and Storage. In the PAST mode current computer data appearing on the TRS and AI3 lines (TMR) is serially gated into the corresponding history delay lines. Similarly the associated data and instruction addresses appearing at the serial outputs of the sector-syllable-module shift and address shift registers are gated into the address history delay line. When a computer single step operation is commanded the contents of the delay lines, information generated during the last 13 computer operation cycles, are continuously recirculated.
- 2-113. During a computer multiply or divide operation current computer data appearing on the MD7, MR1 and PR0 lines (TMR) is serially gated into the corresponding history delay lines. At the completion of the multiply or divide operation the contents of these delay lines, data generated during the development of the result and the partial products/quotients of the multiply or divide operation, are continuously recirculated.
- 2-114. Desired information is then selected with the DISPLAY SELECT and WORD switches and transferred to the display registers. The information transfer is the same as in the PRESENT mode.
- 2-115. With the DISPLAY SELECT switch in the TRS or either AI3 position, data and the corresponding instruction and data addresses generated during one of the last 13 computer cycles is transferred into the display registers. With the WORD switch in the T position, current information is transferred. When the WORD switch is in position T-1 through T-12 data generated in one of the 12 computer operation cycles preceding the current operation cycle is selected. The computer operation cycle selected precedes the current one by the number appearing after the T.
- 2-116. While the DISPLAY SELECT switch is in the MD7, MR1, or PR0 position, data generated during the last multiply/divide operation performed is transferred into the data display shift register. The instruction and data addresses are invalid and therefore their transfer is inhibited. When the WORD switch is in the T position, data generated at the time the result was developed is selected. With the WORD switch in positions T-1 through T-12, data generated at the time one of the partial products/quotients was developed is selected. The partial product/quotient selected corresponds to the number appearing after the T.

2-117. MEMORY LOADER/DATA DISPLAY CIRCUIT DESCRIPTIONS.

2-118. TAPE READER TIMING AND CONTROL CIRCUITS. The tape reader timing and control circuits provide the necessary signals to control the tape reader and to load information into the tape reader register. The breakdown of the tape reader timing and control circuits is shown on figure 2-18.



NOTE: DATA FLOW IS FOR THE AUTO MODE ONLY.

Figure 2-18. Tape Reader Timing and Control Circuits

2-119. <u>Tape Reader Start</u>, Stop Control Logic. Automatic and manual control of the tape reader is accomplished by the tape reader start, stop control logic (see figure 10-30, sheets 13 and 14). The tape is transported in the reverse direction when the DRIVE LEFT signal is a "0" and in the forward direction when the DRIVE RIGHT signal is a "0". When both DRIVE LEFT and DRIVE RIGHT signals are "1's" the tape is stopped.

2-120. DRIVE LEFT and DRIVE RIGHT are two outputs of the run tratch. The three states of this tratch are as follows:

State	RUN	DRIVE LEFT	DRIVE RIGHT
1	''0''	"1"	"1"
2	''1''	"1"	"0"
3	"1"	"0"	"1"

The run tratch is forced to its first state by any one of the following: a STOP signal; a sequence error (SEQ ERR 2) while the tape reader is in the FORWARD AUTO mode; or a tape reader clock pulse error (TRCP ERR). The run tratch is forced to its second and third states by F and R START signals respectively. When the LVDCME is in the SELF CHECK mode and the FREE RUN READER pushbutton is in the FREE RUN READER position the run tratch logic is bypassed. DRIVE LEFT is now forced to a "0" if the REVERSE mode is selected and DRIVE RIGHT is forced to a "0" if the FORWARD mode is selected.

- 2-121. The STOP signal is the set output of a latch (stop latch) which is set as follows:
- 1. By pressing the STOP pushbutton.
- 2. By a tape address of 11111 when the tape reader is in the AUTO REVERSE mode.
- 3. By an EOP signal which is generated by a tape address of 00001 when the tape reader is in the AUTO FORWARD mode or by a FREE RUN SS signal.
- 4. By the first sequence bit sensed when the tape reader is in the MANUAL mode and the SKIP FIRST latch is reset.
 - 5. By an error stop reader signal when the tape reader is in the AUTO FORWARD mode and a sequence bit is sensed (SAM ERRS).

The stop latch is reset by an error reset signal or at TRCP4 time. When the direction of tape flow is changed, the SKIP FIRST latch is set by the first and reset by the second sequence bit sensed. This ensures that the tape will advance one word before the stop latch is set.

- 2-122. The error stop reader (ESR) signal is normally generated by a parity, timing, compare or illegal path error, or by a disagreement or voter error when all three TMR channels are selected. In the self check mode ESR is generated as follows:
- 1. When voter errors are simultaneously generated by two TMR channels.
- 2. By a tape address of 00110 in the INVERT ERROR mode when no errors are generated.
- 3. When the 1 pushbutton is in the 1 position.
- 2-123. The R START signal is generated as follows:
- 1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL REVERSE mode and the TRCP ERR signal is a "0".
- 2. By pressing the START pushbutton when the AUTO REVERSE, and ML modes are selected, KWAIN NOT A is a "1", and the error latches are all reset.
- 3. By an automatic reverse start signal (AUTO R START) generated by an EOP.


The F START signal is generated as follows:

1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL FORWARD mode and the TRCP ERR signal is a "0".

2. By pressing the START pushbutton when the AUTO FORWARD, and ML modes are selected, KWAIN NOT A is a "1", and the error latches are all reset.

When the tape reader is in the FREE RUN SS mode the R and F START levels are forced to "0's".

- 2-124. A KWAIN signal is generated (KWAIN NOT A is a "'0") as follows:
- 1. During the time prior to the sensing of the first sequence bit when ACME power is turned on.
- 2. During the time prior to the sensing of the first sequence bit after a sequence error 2 is generated.
- 3. If the control latches in the tape reader character bit generator stabilize in the wrong configuration when the tape reader stops.
- 2-125. <u>Tape Reader Clock Generator</u>. The tape reader clock generator generates four timing pulses (TRCP1, TRCP2, TRCP3, and TRCP4) which are used throughout the tape reader control circuitry (see figure 10-30, sheet 7). The tape reader clock generator is triggered as follows:
- 1. By the tape sprocket holes, when the tape reader is running. (See figure 2-19 for timing.)



*FEED TRACK IS AN UP LEVEL FOR THE SPROCKET HOLE

Figure 2-19. Tape Reader Clock Pulse Timing

- 2. By pressing any one of the INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MANUAL mode.
- 3. By a 500 CPS multivibrator oscillator when the tape reader is in the SELF CHECK and FREE RUN SS modes.

- 2-126. Tape Reader Clock Pulse Error Detector. Tape reader clock pulse errors are stored in a latch which provides outputs TRCP ERR and TRCP ERR NOT (see figure 10-30, sheet 7). A tape reader clock pulse error is generated as follows:
- 1. If a missing tape reader clock pulse is detected.
- 2. If an overlap occurs between adjacent tape reader clock pulses.
- 3. When an INSTRUCTION ADDRESS SECTOR IS1 through IS4 pushbutton is pressed and the tape reader is in the FREE RUN SS mode.
- 4. If the delay between tape reader clock pulse "1's" exceeds 30 MS when the tape reader is in the AUTO mode and running.
- 5. For the duration of the time an INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton is pressed when the tape reader is stopped in the MAN-UAL mode, and the tape reader is not in the FREE RUN SS mode.
- 2-127. <u>Tape Reader Character Bit Generator</u>. The tape reader character bit generator generates nine bits (TRCB1 through TRCB9). (See figure 10-30, sheet 8.) These nine bits identify a specific tape character of a tape reader word. The tape reader character bits are generated automatically, or manually with switches.
- 2-128. Automatic generation of the tape reader character bits occurs when the tape reader is in the AUTO FORWARD mode, or the tape reader is in the FREE RUN SS mode. The configuration of 11 control latches determines the tape reader character bit timing. (See figure 2-20.) The outputs of these control latches are applied to AND circuits to produce the tape reader character bits. Automatic generation of TRCB9 is also accomplished whenever a sequence bit is sensed and the tape reader is not in either the FREE RUN SS, or the AUTO FORWARD mode.
- 2-129. Tape reader character bits are generated manually by the DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MAN-UAL mode. The tape reader character bit affected will correspond to the tape character containing the information that the pushbutton is simulating. Each tape reader character bit is now generated by one of nine latches. Each latch is set for the duration of the time that one of the group of pushbuttons feeding it is pressed. TRCB9 is forced to a "O" when the ADV CTR/SEL ADR pushbutton is in the ADV CTR position.
- 2-130. <u>Tape Reader Read Out Control Logic</u>. The tape reader read out control logic converts inputs from the tape reader, or from switches to eight output signals (TRCH1A through TRCH6A, SEQ BIT, and TAP B). (See figure 10-30, sheet 13.)
- 2-131. In the AUTO mode, tape reader information is sent to the tape reader read out control logic on eight lines (TRACK 1 through TRACK 8). These lines correspond to the eight tape channels (a "0" represents a bit of tape information). The inverses of TRACK 1 through TRACK 6 are sampled at TRCP1 time to determine the logic values of TRCH1A through TRCH6A, respectively. The inverses of TRACK 7 and TRACK 8 respectively determine the logic values of SEQ BIT and TAP B.
- 2-132. In the MANUAL mode, pressing a DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton will set one of six latches (LACH 1 through LACH 6) which correspond to tape channels 1 through 6. The set outputs of these latches are ANDed with the outputs of a control latch (MANCH latch) to determine the logic values of TRCH1A through TRCH6A. The MANCH latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "O".




Figure 2-20. Tape Reader Character Bit Generator Timing

- 2-133. Sequence Error Detectors. Two sequence errors (SE1 and SE2) are generated if an error occurs when the tape reader is running forward (see figure 10-30, sheet 7). SE1 and SE2 are the set outputs of two latches which are set by SEQ BIT and TRCB9 NOT or SEQ BIT NOT and TRCB9 signals.
- 2-134. Tape Parity Error Detector. The tape parity error detector performs an odd parity check on each tape character when the tape reader is in the AUTO mode and running forward (see figure 10-30, sheet 46). A tape parity error is generated if an even number of "1" bits are detected. Tape parity errors are stored in a latch which produces an output TPE ERR NOT.
- 2-135. MODE SELECTION CIRCUITS. The mode selection circuits generate eight signals (AUTO, MAN A, DD A, DD NOT A, ML A, ML NOT A, FWD A, and RVS A) which control the mode of operation of the Memory Loader/Data Display and tape reader. (See figure 10-30, sheet 14.) The configuration of these signals can only be changed when the tape reader is stopped.
- 2-136. Auto and MAN A are the outputs of a latch, which is alternately set or reset when the AUTO/MANUAL pushbutton is pressed. DD A and ML A and their inverses are the outputs of another latch which is alternately set or reset when the ML/DD pushbutton

- is pressed and the MANUAL mode is selected. When the AUTO mode is selected DD A is forced to a "0". The AUTO signal is split into three lines, two of which are routed through drivers. This is indicated by the letters A, B, and C following AUTO.
- 2-137. FWD A and RVS A are the outputs of a binary counter which is complemented everytime the FORWARD/REVERSE pushbutton is pressed. When an AUTO R START signal is generated the counter is cleared forcing FWD A and RVS A respectively to a "0" and a "1".
- 2-138. TAPE READER REGISTER. The tape reader register is a 69 position latch register that stores input information to the Memory Loader/Data Display (see figure 10-30, sheets 9 through 12). The contents of the tape reader register are displayed by corresponding COMMAND display and tape ADDRESS indicator lamps. The tape reader register is cleared except for the tape address positions by pressing the COMMAND DISPLAY RESET pushbutton.
- 2-139. Tape information or information generated by the DATA ADDRESS, DATA or TAPE ADDRESS pushbuttons is stored in 52 positions of the tape reader register. A specific bit of information is identified by sampling the tape reader channel containing this bit at the corresponding tape reader character bit time. The logic value of this bit is then stored in a latch. Additional control of the latch which stores the logic value of the OP3 bit is provided by two signals (STROP3 and RTOP3). This latch is set by a STROP3 signal and reset by a RTOP3 signal.
 - 2-140. The remaining 17 positions of the tape reader register are used to store the instruction address information. The logic value of two control signals (LAST A and LARE A) determine whether a "1" or "0" is stored in these positions. The latch assigned to the INSTRUCTION ADDRESS pushbutton pressed will set if LAST A is a "1" and reset if LARE A is a "1". LAST A and LARE A are respectively identical to the set and reset outputs or a latch (LACH 7) when the tape reader is in the MANUAL mode. This latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "0".
 - 2-141. TAPE READER REGISTER PARITY DETECTOR. The tape reader register parity detector generates a parity bit (SERIALIZER PARITY BIT) when the data address, instruction address, and data stored in the tape reader register contains an even number of "1's" (see figure 10-30, sheet 46). Figure 2-21 shows the tape reader register parity detector which consists of four binary counters and a parity detector.
 - 2-142. The configuration of the four binary counters (identified as "A", "B", "C", and "D" for this discussion) is determined by the number of "1's" contained in the information feeding them. In the AUTO mode the configuration of "B" is not changed. "A" which is set at the beginning of each tape word is complemented at tape reader character bit times 1, 2, 3, and 4 if the part of the data address located in these tape characters contains an odd number of "1's". "C" and "D" are respectively set by the presence or cleared by the absence of tape SYL 0 and SYL 1 parity bits.
 - 2-143. In the MANUAL mode the binary counters are initially set when the COMMAND DISPLAY RESET pushbutton is pressed. Each counter is then complemented every time one of the group of pushbuttons feeding it is pressed. "A" is also complemented every time a 755PM signal is generated.




Figure 2-21. Tape Reader Register Parity Detector

- 2-144. The outputs of the four binary counters are applied to a parity detector which produces outputs SER PB and SER PB NOT. SER PB and SER PB NOT are forced to a "1" and a "0" respectively when none, two, or four of the binary counters are set. Any other condition will force SER PB and SER PB NOT respectively to a "0" and a "1".
- 2-145. TAPE READER SERIALIZER. The tape reader serializer receives parallel information from the tape reader register and transforms this information into serial data on three lines (see figure 10-30, sheet 16). Data sector and module information appears on the DSMSO line, instruction information appears on the INSSO line, and data information appears on the DTSO line.
- 2-146. The tape reader register data is gated through the serializer by bit gates. Figure 2-22 shows the order in which bits are transferred on the three serializer output lines.
- 2-147. The serializer also provides two additional output lines (2BDDTSO and 2BDDTSO NOT). These signals are the outputs of a three-stage shift register which is fed by DTSO and DTSO NOT.

	DSMSO		INSSO			DTSO			
	РНА	PHB	PHC	PHA	PHB	PHC	РНА	PHB	PHC
BG1				TROA3	TROA3	TROA3		TRB25	TRB11
BG2			·	TROA4	TROA4	TROA4		TRB24	TRB10
BG3				TROA5	TROA5	TROA5		TRB23	TRB9
BG4				TROA6	TROA6	TROA6		TRB22	TRB8
BG5	•			TROA7	TROA7	TROA7		TRB21	TRB7
BG6	TRDDX	TRDDX	TRDDX	TROA8	TROA8	TROA8		TRB20	TRB6
BG7	TRDM1	TRDM1	TRDM1					TRB19	TRB5
BG8	TRDM2	TRDM2	TRDM2	TROP1	TROP1	TROP1		TRB18	TRB4
BG9	TRDM3	TRDM3	TRDM3	TROP2	TROP2	TROP2		TRB17	TRB3
BG10	TRDS1	TRDS1	TRDS1	TROP3	TROP3	TROP3		TRB16	TRB2
BG11	TRDS2	TRDS2	TRDS2	TROP4	TROP4	TROP4		TRB15	TRB1
BG12	TRDS3	TRDS3	TRDS3	TROA9	TROA9	TROA9		TRB14	TRSIGN
BG13	TRDS4	TRDS4	TRDS4	TROA1	TROA1	TROA1		TRB13	1703
BG14				TROA2	TROA2	TROA2		TRB12	

Figure 2-22. Tape Reader Serializer Outputs

2-148. SERIAL PARITY ERROR DETECTOR. A serial parity error is generated if the number of "1's" contained in the information appearing on the serializer outputs differs from the number of "1's" contained in the information feeding the tape reader register. (See figure 10-30, sheet 6.) Figure 2-23 is a block diagram of the serial parity error detector.






Figure 2-23. Serial Parity Error Detector

- 2-149. Two binary counters (identified as "A" and "B" for this discussion) are used to count the number of "1's" appearing on the serializer outputs. These counters, which are cleared at bit gate 10 of the preceding cycle 2 time are complemented every bit time whenever their inputs are "1's". Thus at phase A, bit gate 6 of cycle 2 both counters are set when an even number of "1's" appear on the serializer outputs except for two conditions:
- 1. A tape address of 00101 will cause "A" to be cleared.
- 2. A TRIA PB NOT will cause "B" to be cleared.
- 2-150. The outputs of the binary counters are compared and two signals (SPB and SPB NOT) which should correspond to SER PB and SER PB NOT are generated. These signals are applied to an exclusive OR comparator and if they do not correspond at phase A bit gate 6 of cycle 2 a latch is set indicating a serial parity error.
- 2-151. DATA TRANSFER CONTROL. The data transfer control circuits control the flow of information between the Memory Loader and the Computer. The data transfer control circuits consist of the cycle generator, the DIN control circuit, and the manual mode control circuits (see figure 10-30, sheet 6).
- 2-152. Cycle Generator. The cycle generator provides additional timing gates for the memory load and memory verification operations. Figure 2-24 shows the cycle generator which consists of a three-stage shift register, a shift control circuit, and a decoding matrix.
- 2-153. The shift control circuit provides two shift control gates (ODD and EVEN) that occur during alternate phase A's. Another output from the shift control circuit (STCYC) permits the shift register to step. The shift register provides outputs C1, C1 NOT, C2, C2 NOT, C3, and C3 NOT. These outputs are applied to a matrix which produces the cycle gates as follows:

CYC1 = C1 and C2 NOT CYC2 = C2 and C3 NOT CYC3 = C1 and C3 CYC4 = C1 NOT and C2 CYC5 = C2 NOT and C3 CYC0 = C1 NOT and C3 NOT

- 2-154. In the AUTO mode the cycle generator is started if the error latches are all reset and a transfer inhibit signal is not generated by the first phase A after a sequence bit is read by the tape reader. The cycle generator stops automatically after the last cycle gate (CYC0) is generated. CYC0 is maintained until the next sequence bit is read from the tape.
- 2-155. In the MANUAL mode the cycle generator is started by the SRPT NOT signal going to a "0". When the Memory Loader is in the REPEAT mode the cycle generator continues to operate as long as this mode is maintained. When the Memory Loader is in $\overline{\text{REPEAT}}$, the cycle generator operates for a total of 12 cycles. The first six cycles are started by SPRT and the next cycles are started by STROP3, which is generated to enable automatic verification of manually loaded data.





NOTE: RESTING STATE OF CYCLE GENERATOR IS CYC0 = "1"

Figure 2-24. Cycle Generator

- 2-156. <u>DIN Control Circuit</u>. The DIN control circuit organizes information appearing on the three serializer outputs and sends this information to the computer on the three DIN lines. DSMSO information appears on the DIN lines during phase B of cycle 2. INSSO and DTSSO information appears on the DIN lines when the TATC and TDTTC gates respectively are "1's". When the Memory Loader is in the REPEAT mode a serial parity error forces the DIN lines to "0's".
- 2-157. The TATC gate is the output of a latch which is set from phase C, bit gate 8 of cycle 2 to phase A, bit gate 8 of cycle 3. The TDTTC gate is the output of a latch which is set from phase B of cycle 3 to phase A of cycle 4 except as follows:
- 1. When a verify command is generated (TROP3 NOT is a "0").
- 2. When a serial data compare error occurs (CETRS NOT is a "0") in the $\overline{\text{REPEAT}}$ mode.

- 2-158. Manual Mode Control Circuits. The manual mode control circuits generate seven signals (DTRPT, DTRPT NOT, SRPT NOT, 755PM, STROP3, and RTOP3). These signals control the memory load and verification operations when the Memory Loader is in the MANUAL mode.
- 2-159. DTRPT and DTRPT NOT are the outputs of a binary counter which is complemented every time the REPEAT/REPEAT pushbutton is pressed. SRPT NOT is the reset output of a latch which is set in the REPEAT mode from phase C bit gate 10 of cycle 0 to phase A bit gate 2 of cycle 1 every time the ADDRESS COMPTR pushbutton is pressed if the error latches are all reset.
- 2-160. 755PM, STROP3, and RTROP3 are the outputs of a tratch. The three configurations of this tratch are as follows:

Configuration	755PM	STROP3	RTROP3
1	''0''	"0"	''0''
2	''1''	. "1"	''0''
3	"1"	''0''	''1''

The first configuration is forced by every bit gate 12. The tratch is forced to its second configuration at phase A, bit gate 11 of cycle 5 when the tape reader register contains a store command. The third configuration is forced only in the REPEAT mode at phase A, bit gate 10 of cycle 5 when the tape reader register contains a clear and add command.

- 2-161. TRANSFER CONTROL CIRCUIT. The transfer control circuit controls the transfer of information to the computer. A transfer inhibit signal is generated (TRANS INH NOT is forced to a "0") as follows:
- 1. For the duration of tape reader character bit 9 when the verify only latch is set and the tape reader register does not contain a clear and add command.
- 2. By a tape address of 00010 when the verify only latch is set.
- 3. When the skip first latch is set.
- 4. Whenever the tape reader is not in the FORWARD AUTO mode.

The verify only latch is alternately set or reset when the VERIFY ONLY pushbutton is pressed and the tape reader is stopped.

2-162. COMPARE ERROR CIRCUITS. (See figure 10-30, sheets 26, 29, 30, 31, 45, and 47.) The compare error circuits compare data generated by the Memory Loader with corresponding data from the computer. Compare errors are stored in 12 latches which provide outputs CETRS, CEHOPC1, CEBR14, CEAI3, CESSMSC, CESSMDR, CEAOC, CEINSDR, CEADRSR, CESSMBR, CESER, and CEPAR and their inverses. These latches are set as follows:

<u>Latch</u> <u>Set by</u>

CETRS

A non compare of 2BDDTSO and NTRS data at any clock pulse Z when a CTRS signal is generated.

A CESSMBR, CESSMDR, or CESSMSC error during phase B of cycle 3.

A CEPAR error.

<u>Latch</u> <u>Set by</u>

CEHOPC1 A CESSMBR, CESSMDR, or CESSMSC error during phase

B of cycle 4.

CEBR14 A non compare of tape reader register syllable 0 or syllable

1 and computer buffer register A or B parity bits at bit gate

6 time of cycle 4.

CEAI3 A non compare of 2BDDTSO and NAI3 data at any clock

pulse Z when a CAI3 signal is generated.

CESSMSC A non compare of DSMSO and NHOPC1 data during cycle 3

at any clock pulse X when a SAM signal is generated.

A non compare of DSMSO and NTRS data during cycle 2 at

any clock pulse W when a SAM signal is generated.

CESSMDR A non compare of the data sector-syllable-module tape

reader register bits and the corresponding display register

bits at phase B bit gate 3 of cycle 3 or 4.

CEAOC A non compare of the OP code and operand address tape

reader register bits and the corresponding computer OP code and operand address bits at phase B bit gate 2 of

cycle 3.

CEINSDR A non compare of the OP code and operand address tape

reader register bits and the corresponding display register

bits at phase C bit gate 4 of cycle 3.

CEADRSR A non compare of INSSO data and corresponding address

shift register data at any clock pulse X when a CASO signal

is generated.

CESSMBR A non compare of the data sector-syllable-module tape

reader register bits and the corresponding buffer register

bits at phase B bit gate 3 of cycle 3 or 4.

CESER A non compare of 2BDDTSO and NTRS data at any clock

pulse Z when a CTRS signal is generated.

A non compare of 2BDDTSO and NAI3 data at any clock

pulse Z when a CAI3 signal is generated.

CEPAR A non compare of 2BDDTSO data and corresponding display

register data at any clock pulse Z when a CAI3 signal is

generated.

2-163. COMPARE ERROR CONTROL CIRCUITS. The compare error control circuits generate four signals (CTRS, CAI3, SAM, and CASO) which control the operation of the compare error circuits. The signals are the outputs of four latches and are generated as follows:

CTRS — During a verify operation from phase B bit gate 4 of cycle 3 to phase A bit gate 2 of cycle 4.

- CAI3 During a verify operation from phase B bit gate 4 of cycle 4 to phase A bit gate 2 of cycle 5.
- SAM Every cycle from phase C bit gate 6 to phase A bit gate 1.
- CASO From phase C bit gate 8 clock pulse Y of cycle 3 to phase A bit gate 7 clock pulse Y of cycle 4.
- 2-164. SECTOR-SYLLABLE-MODULE SHIFT REGISTER. (See figure 10-30, sheet 17.) The sector-syllable-module shift register (SSMSR) receives serial information on the NTRS, NHOPC1, HISTADR, or DSMSO lines. Information shifting through the SSMSR appears on 17 parallel outputs and one serial output. Figure 2-25 is a block diagram of the SSMSR which consists of 24 latches connected in series.
- 2-165. NTRS information is gated into the SSMSR during the PRESENT mode when a HOP (OP code 0000) or CDS (OP code 1110 and A9 NOT) instruction is received from the computer. NHOPC1 information is gated into the SSMSR during the present mode when any other instruction is received from the computer. In the PAST mode HISTADR information is gated into the SSMSR. When the display serializer output operation (DSO) is selected DSMSO information is gated into the SSMSR.
 - 2-166. Sector, syllable, module, and duplex bit values received on the NTRS, NHOPC1, or DSMSO line appear at the corresponding SSMSR parallel outputs at phase A bit gate 3. Sector, syllable, module, and duplex bit values received on the HISTADR line appear at the corresponding SSMSR parallel outputs from bit gate 7 of phase B to bit gate 6 of phase C. A delayed replica of the input information to the SSMSR appears at the serial output.
- 2-167. SECTOR-SYLLABLE-MODULE BUFFER REGISTER. (See figure 10-30, sheet 18.) The sector-syllable-module buffer register (SSMBR) is a 17 position latch register that is loaded with information from the SSMSR. The contents of the SSMBR appear on 17 parallel outputs.
- 2-168. In the PRESENT mode the contents of the SSMSR are transferred into the SSMBR every phase A bit gate 3 unless a KSSMD signal is generated as follows:
- 1. When a computer single step operation is commanded.
- 2. During cycle 5 in the ML mode.
- 3. When a CESSMDR, CESSMBR, or CESSMSC is generated in the ML mode.

In the PAST mode the contents of the SSMSR are transferred into the SSMBR every phase B bit gate 8 when the TRS or AI3 position of the DISPLAY SELECT switch is selected.

- 2-169. The SSMBR is cleared as follows:
- 1. Every phase C bit gate 13 unless a KSSMD signal is generated.

3.4 The Property of the State of the Asset o

- 2. By a CDRES A signal.
- 3. Every bit gate 7 in the PAST mode.




Figure 2-25. Sector-Syllable-Module Shift Register

- 2-170. SECTOR-SYLLABLE-MODULE DISPLAY REGISTER. (See figure 10-30, sheet 19.) The sector-syllable-module display register (SSMDR) is a 17 position latch register that is loaded with information from the SSMBR. The contents of the SSMDR appear on 13 parallel outputs and are displayed by corresponding COMPUTER display indicator lamps.
- 2-171. The SSMDR latches are all initially set at phase C bit gate 1 when an address compare occurs or at phase C bit gate 2 when the serializer output is selected. The SSMDR latches are then reset when the corresponding SSMBR latches are reset as follows:
- 1. At phase C bit gate 2 when an address compare occurs.
- 2. At phase C bit gate 3 when the serializer output is selected.
- 3. By a CDRES A signal.
- 2-172. ADDRESS SHIFT REGISTER. (See figure 10-30, sheet 30.) The address shift register (ADSR) receives serial information on the HISTADR or INSSO line. The ADSR also receives parallel information on the NOP1 through NOP4 and NAI through NA9 lines. Information shifting through the ADSR appears on 13 parallel outputs and one serial output. Figure 2-26 is a block diagram of the ADRSR which consists of 24 latches connected in series.
- 2-173. HISTADR information is gated into the ADRSR in the PAST mode when the TRS or AI3 position of the DISPLAY SELECT switch is selected. When the display serial output operation is selected INSSO information is gated into the ADRSR.
- 2-174. INSTRUCTION DISPLAY REGISTER. (See figure 10-30, sheet 31.) The instruction display register (INSDR) is a 13 latch register which receives the parallel inputs from the ADSR to be displayed. The contents of the INSDR is displayed: (1) from bit gate 3 to the following bit gate 2 when in data display mode and an address compare is affected; (2) from bit gate 5 to the following bit gate 4 when in the past history mode; and (3) from bit gate 12 to the following bit gate 11 when the data serial out gate is present.
- 2-175. INSTRUCTION ADDRESS DISPLAY REGISTER. (See figure 10-30, sheet 32.) The instruction address display register (IADR) is an eight latch register which receives parallel address information from the ADSR for display purposes. The contents of the IADR are displayed (1) during phase B from bit gate 3 to the following bit gate 2 when in the data display mode and an address compare is affected; and (2) during phase C from bit gate 2 to the following bit gate 3 while in the PAST mode.
- 2-176. DATA DISPLAY SHIFT REGISTER. (See figure 10-30, sheet 27.) The data display shift register (DTDR) is a 35 latch register (figure 2-27) which has 26 parallel lamp outputs (SIGN and 1 through 25) and a serial output (DTDRB25). The register is shifted when data and a shift register clock pulse (DTDRCP1, 2, 3, or 4) are present. DTDRB25 goes to a comparator where it is compared with 2BDDTSO. DTDRB25 is also gated by a compare AI3 (CAI3) level into I/O register 1. The data inputs gated into the DTDR (figure 10-30, sheet 26) are as follows:
- 1. History delay line serial data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while in the PAST mode.
- 2. Computer serial data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while not in the PAST mode.




Figure 2-26. Address Shift Register




Figure 2-27. Data Display Shift Register

- 3. TRS or AI3 data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while not in the ML mode and not in the PAST mode. When in the ML mode and not in the PAST mode, TRS and AI3 data is gated into the DTDR by a compare TRS or AI3 level.
- 4. Switch selector counter, minor loop counter, real time counter and self-check real time counter data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection.
- 5. Spare probe data is gated into the DTDR when not in the PAST mode.
- 6. History AI3 (instruction address-data) is gated into the DTDR during the PAST mode when the DISPLAY SELECT rotary switch is positioned accordingly.
- 7. 2BDDTSO data is gated into the DTDR when gating level DSO is present.

In the test program mode, the select serial data gating level is a programmed discrete. (See figure 10-30, sheet 24.)

- 2-177. MULTIPLY-DIVIDE COUNTER. (Figure 10-30, sheet 25.) The multiply-divide counter is an eight latch, two phase counter (stepped every two phases). The multiply-divide counter outputs form a gating level with the WORD rotary switch positions during a multiply or divide instruction. The gating level allows the data display shift clocks to be present during multiply or divide so that the selected partial product, quotient or result from history is displayed in the data display shift register. In self-check the counter is used to allow recirculation of I/O register 2, during multiply or divide for 14 (two phase) cycles. This is the time required to develop the final product, quotient or result. Counter operation is initiated by a reset to zero at clock pulse X, bit gate 13, phase A, during multiply or divide; the counter is stepped every two phases under control of three latches.
- 2-178. ADDRESS COMPARE. (See figure 10-30, sheet 28.) A data display can be affected only during an address compare. An address compare level is generated when the address compare latch is set. This latch is set at phase B, bit gate 1 and clock pulse Y when any one of the following conditions prevail:
- 1. When an instruction address compare operation is in progress and a comparison of sector, syllable, module and address information is made, providing the computer single step function is not used and a display reset is not affected.
- 2. When a data address compare operation is in progress and a comparison of data address information is made, providing the computer single step function is not used and a display reset is not affected.
- 3. When in CST mode and a gate advance computer 1 step signal (GAC1SS) is present. The gate is generated by pressing the ADVANCE push-button. A computer single step skip (CST SKIP) can also cause an address compare. A CST SKIP is generated when new address information is manually inserted. This allows the program to advance to the new address before an address compare is generated.
- 4. When the gate, past history mode, multiply-divide (GPHMMD) is present. (See figure 10-30, sheet 24.)
- 5. When the past history gate (CPHG) is present.
- 6. During Memory load and CYC3 or CYC4.

- 2-179. DATA DISPLAY CONTROLS. The data display controls generate eight signals; PHMA, PHMA NOT, DISSIN, DISRPT, CDRESA, CDRESA NOT, IA COMP and DA COMP. These signals are used to control data display in ML and DD modes, and are generated as follows:
- 1. Past history mode (PHMA) and past history mode not (PHMA NOT) are outputs of a binary counter. (See figure 10-30, sheet 26.) The counter is complemented each time the PAST/PRESENT switch is pressed while in the CST mode. When not in CST mode, PHMA NOT is forced, which means that present information can be gated into the data display register. PHM is forced in the test program mode with programmed discretes. This allows display data to be shifted to the PTC.
- 2. Display single (DISSIN) and display repeat (DISRPT) are outputs of a binary counter. (See figure 10-30, sheet 15.) The counter is complemented each time the SINGLE/RE-PEAT switch is pressed. When in the SINGLE mode, data will be displayed on the first address compare. If the COMPTR DISPLAY RESET switch is pressed while in the SINGLE mode, data will be displayed on the next address compare. In the repeat mode, a new display is generated with each address compare.
- 3. Computer display reset (CDRESA) is generated by setting a latch. The latch is set manually when the tape reader is not running and when the COMPTR DISPLAY RESET switch (SW CDRES) is pressed while in the DISPRT mode. The latch is set automatically if the self-check "1" function is not activated, during AUTO mode, bit gate 10 and CYC5 if either no compare error (CE) exists or if an address compare is affected. The CDRESA latch is reset to CDRESA NOT at phase A, bit gate 1 time.
- 4. A data address compare (DA COMP) or instruction address compare (IA COMP) level is generated by actuating the DATA/INS switch. This drops and picks the IA COMP relay which switches a ground level through the relay contacts during the data display mode. This is the DA COMP or IA COMP which allows a data display on either a data address or instruction address compare.

2-180. INTERFACE EXERCISER.

- 2-181. INPUT/OUTPUT REGISTERS.
- 2-182. The LVDCME contains two input/output registers: (1) the PIO Memory Register; and (2) the PIO Accumulator Register. These registers provide temporary storage for data transmitted to or from the LVDCME as a result of certain PIO and CIO instructions.
- 2-183. PIO MEMORY REGISTER. The PIO memory register is a 26-bit shift register that may be loaded in any of the following ways:
- 1. Serially with AI3 data from the computer.
- 2. Serially with TRS data from the computer.
- 3. Serially with PTC accumulator data.
- 4. Serially with recirculated data.
- 5. In parallel with data from the I/O REG switches.
- 6. Serially with data from the DTDR.

- 2-184. Shifting in the PIO memory register is controlled by a circuit that produces shift clocks SM D, SM A, SM B and SM C that correspond respectively with clocks W, X, Y and Z during shifting operations. Shift clocks are produced whenever serial data is to be read into or out of the PIO memory register.
- 2-185. Computer AI3 data is loaded into the PIO memory register when PIO bit A8 is a "0" and bit A1 or A2 is a "0". TRS data is loaded when address bit A8 is a "1" and bit A1 or A2 is a "0". PTC accumulator data is loaded as a result of a CIO 002 instruction. Recirculated data is loaded when a read PIO (A1 and A2 are "1's") or CIO 001 is used. Recirculation provides for nondestructive readout of the register.
- 2-186. Any latch in the PIO memory register may be set by pressing the corresponding I/O REG switch. All latches are simultaneously reset when the PIO RESET switch is pressed. When the PIO RESET switch is pressed, the sign latch is reset and shift clocks are produced. The "0" in the sign position shifts down to the last latch, and since no new data can get into the sign latch while the PIO RESET switch is depressed, the register is cleared.
- 2-187. During memory verification, the PIO memory register is used to store the serial contents of the DTDR. This permits a comparison between serial data received from the computer (shown in the DATA lamps) and the serial data sent to the computer (shown in the I/O REG #1 lamps). DTDR data is loaded only during cycle 4 of a memory verification operation.
- 2-188. PIO ACCUMULATOR REGISTER. The PIO accumulator register is a 26-bit shift register which may be used as two separate 13-bit shift registers. When the PIO accumulator is split into two registers, the 13 low-order latches and a serial adder form the switch selector counter (SSC); the 13 high-order latches and a serial adder form the minor loop counter (MLC). In the test program mode, the two halves of the PIO accumulator register are joined together to form a single 26-bit register.
- 2-189. As a 26-bit register, the PIO accumulator register may be loaded with PTC accumulator data, recirculated data, or parallel data from the I/O REG switches. PTC accumulator data is loaded as a result of a CIO 006 instruction. When a CIO 006 instruction is not present, recirculated data (PIO ABD) is loaded. During self-check, SSC data, which is advanced one bit time from PIO ABD, is re-circulated.
- 2-190. Shifting in the PIO accumulator register is controlled by a circuit that produces shift clocks SA D, SA A, SA B and SA C that correspond respectively with clocks W, X, Y and Z during shifting operations. Shift clocks are produced whenever serial data is to be read into or out of the register.
- 2-191. When the LVDCME is in the operational program mode, bits SIGN through 12 of the PIO accumulator register form the MLC, and bits 13 through 25 from the SSC. Data does not shift between the two sections which now operate as two separate binary counters the MLC and the SSC.
- 2-192. Minor Loop Counter. The MLC may be loaded with serial data from any of the following sources:
- 1. AI3 data from the computer.
- 2. TRS data from the computer.
- 3. PTC accumulator data.

- 2-193. Computer AI3 data is loaded into the MLC when PIO address A8 NOT, A7 NOT, A6, A5, A4, A3, A2, A1 NOT is used. PIO address A8, A7 NOT, A6, A5, A4, A3, A2, A1 NOT causes computer TRS data to be loaded. CIO 006 causes PTC accumulator data to be loaded. The MLC may be manually loaded with data from I/O REG #2 switches SIGN through 12.
- 2-194. When no data is being loaded into the MLC, its count is re-circulated. A serial subtractor subtracts one from the MLC count once every six program cycles. Each time the MLC count becomes zero, an interrupt is generated and sent to the computer and PTC.
- 2-195. A CIO 021 instruction causes the MLC count to be read into the PTC accumulator. The MLC count is displayed in I/O REG #2 lamps SIGN through 12.
- 2-196. Switch Selector Counter. The SSC may be loaded with serial data from any of the following sources:
- 1. AI3 data from the computer.
- 2. TRS data from the computer.
- 3. PTC accumulator data.
- 2-197. Computer AI3 data is loaded into the SSC when PIO address A8 NOT, A7, A6, A5, A4 NOT, A3 NOT, A2, A1 NOT is used. PIO address A8, A7, A6, A5, A4 NOT, A3 NOT, A2, A1 NOT causes computer TRS data to be loaded. CIO 016 causes PTC accumulator data to be loaded. The SSC may be manually loaded with data from I/O REG #2 switches 13 through 25.
- 2-198. When no data is being loaded into the SSC, its count is re-circulated. A serial subtractor subtracts one from the count once every six program cycles. The first time the SSC count reaches zero, an interrupt is generated and sent to the computer and PTC. The SSC must be reloaded before another interrupt can be generated by the SSC.
- 2-199. A CIO 025 instruction causes the SSC count to be read into the PTC accumulator. The SSC count is displayed in I/O REG #2 lamps 13 through 25.
- 2-200. DISAGREEMENT REGISTER.
- 2-201. The disagreement register is a 13-bit latch register that receives its inputs from the thirteen computer disagreement lines (EP1 through EP13). These inputs are applied to latches in the disagreement register whose outputs light DISAGREEMENT lamps on the INTERFACE EXERCISER panel. When a "1" appears on a computer disagreement line, the corresponding latch sets, and the corresponding lamp lights.
- 2-202. Once an error is sensed, the corresponding latch remains set until the entire register is reset. The disagreement register may be reset manually with the ERROR RESET pushbutton or automatically with a CIO 026 or a PIO code in which address bits A1, A2 and A9 are "0's" and A5 is a "1".
- 2-203. INTERFACE EXERCISER ADDRESS REGISTER.
- 2-204. The interface exerciser address register is a nine-bit latch register that is loaded with PIO address information during a PIO operation. Outputs from this address register are applied to lamp drivers that light the ADDRESS lamps on the INTERFACE

EXERCISER panel. These lamps indicate the states of address lines NA1 through NA9. All latches in the interface exerciser address register are simultaneously reset before a new PIO address is loaded. The register is also reset when the PIO RESET pushbutton is pressed.

2-205. DISAGREEMENT SERIALIZER.

2-206. The outputs from the disagreement register latches, EAM, EBM and the OR'd channel 1, 2 and 3 errors (EA1, EA2 and EA3), are applied to a disagreement serializer. Errors are serialized as follows:

Phase	e B	Phase	e C
*Bit Gate	Error	*Bit Gate	Error
4		4	E D0
1		1	EP3
2		2	EP4
3		3	EP5
4		4	$\mathbf{EP6}$
5		5	EP7
6		6	EP8
7		7	EP9
8		8	EP10
9		9 .	EP11
10	EA1	10	EP12
11	EA2	11	EP13
12	EA3	12	EAM
13	EP1	13	EBM
14	EP2	14	TLC


^{*}From Y time of designated bit to Y time of following bit.

2-207. REAL TIME COUNTER.

- 2-208. The real time counter (RTC) consists of a serial adder and a delay circuit. The output of the delay circuit is recirculated in the delay circuit through the serial adder. Once every three instruction cycles, the instruction cycle counter (paragraph 2-212) generates a bit which is added (in the serial adder) to the recirculated real-time count. The real time count is therefore increased by one every three instruction cycles.
- 2-209. Updating of the RTC is inhibited during a CST or HLT operation. During these operations the real-time count is recirculated and remains unchanged. The RTC may be read into the PTC with a CIO 015 instruction.

2-210. AI3/TRS PAST HISTORY WORD COUNTER.

2-11. The AI3/TRS past history word counter consists of a six-bit shift register and a shift control circuit. The shift control circuit produces shifting gates HWC ODD and HWC EVEN. The shifting gates are applied to the shift register which produces outputs as shown on figure 2-28. The output configuration at word 5 is maintained during word 6



Note: DLY A SET FROM BG9, PHASE C, WORD 5
TILL BG3, PHASE C, WORD 6.
*RESET CONDITION FOR COUNTER

Figure 2-28. AI3/TRS Past History Word Counter Outputs


by a circuit that produces DLY A, which inhibits the stepping of the shift control circuit for one word time. Word times are specified by AND'ing outputs as follows:

Word	Specified by
1	WD CTR F and WD CTR A
2	WD CTR A and WD CTR B
3	WD CTR B and WD CTR C
· 4	WD CTR C and WD CTR D
5	WD CTR D and WD CTR E and DLY A
6	WD CTR D and WD CTR E and DLY A
7	WD CTR E and WD CTR F
8	WD CTR F and WD CTR A
9	WD CTR A and WD CTR B
10	WD CTR B and WD CTR C
11	WD CTR C and WD CTR D

Word	Specified by
12	WD CTR D and WD CTR E
13	WD CTR E and WD CTR F


2-212. INSTRUCTION CYCLE COUNTER.

2-213. The instruction cycle counter consists of a six-bit shift register and a shift control circuit. The shift control circuit produces shifting gates PHMDC OD and PHMDC EV. These shifting gates are applied to the shift register which produces outputs as shown on figure s 2-29 and 2-30 in the operational and test program mode respectively.



*RESET CONDITION FOR COUNTER.

Figure 2-29. Instruction Word Counter Outputs, Operational Program Mode



*RESET CONDITION FOR COUNTER

Figure 2-30. Instruction Word Counter Outputs, Test Program Mode

- 2-214. In the operational program mode, shift register outputs PHMDCA, PHMDCB, and PHMDCE and their inverses are applied to a circuit that produces outputs COUNT 3 and COUNT 6 every three and six instruction cycles, respectively. COUNT 3 occurs during words 1, 4, 7, and 10, and is used to update the real-time count. COUNT 6 occurs during words 1 and 7 and is used to update the minor loop count and the switch selector count.
- 2-215. In the test program mode, the instruction cycle counter counts 13 instruction cycles. The output configuration (figure 2-30) at word 4 is maintained during word 5 by a circuit that produces PHMDC INH NOT that inhibits the stepping of the shift control circuit for one word time.
- 2-216. The AND'ed outputs from the shift register are used to control recirculation of ADR, MR1, MD7 and PRO data in the history delay lines. Outputs are also used to synchronize the multiply/divide past history word counter.

2-217. SELF CHECK.

2-218. The LVDCME incorporates a self-check feature which checks the operation of a major portion of the LVDCME. This is accomplished by connecting the interface cable connectors, which normally go to the computer, back to special self-check connector receptacles on the LVDCME. The LVDCME self-check interconnections are listed in figure 2-31.

Cable Part No. *	From	То
6900052	02A3J22	02A3J20
6900053	1 Ј18	J17
6900054	J15	J16
	and	
	Ј19	
6900055	J14	J13
6900056	⊥ J5	Ј8
6900057	02A 3 J6	02A3J9
6900058	J7	J10
6900059	J11	J12
6900073	⊥ J21	J23
6900085	01A11J32	01A11J25
6900086	J31	J26
6900087	 	Ј27

Figure 2-31. LVDCME Self-Check Cable Interconnection List

- 2-219. When the LVDCME is operated in the self-check mode, inputs that are normally provided by the computer are simulated by circuits within the LVDCME. These circuits, called simulators, are as follows:
- a. Timing simulators (clock generator, bit gate generator, phase generator and buffer oscillator).
- b. OP code simulator.
- c. Address simulator.
- d. Disagreement error simulator.
- e. Error simulators (TLC, EAM and EBM).
- f. BRA-BRB simulator.
- g. CIO codes and discretes simulators.
- h. Serial data simulators (SCPRO, SCHOPC1, SCAI3, SCTRA, SCMD7, SCMR1, SCASRTC, SCPIO and SCPTCAI3).
- 2-220. Some computer signals are simulated (during self-check) by LVDCME circuits that are normally used for computer tests. For instance, HOPC1 data comes from the DTSO output of the serializer. The operations of these circuits have been previously described. However, their special roles during self-check are described in subsequent paragraphs.
- 2-221. The outputs of the self-check simulators correspond to the translated and inverted computer signals. For instance, SCOP1 (self-check OP1) corresponds to NOP1 which is a translated, inverted and voted computer signal. Computer signals that appear in TMR form are simulated by producing the self-check signal in triplicate.
- 2-222. TIMING SIMULATORS. (See figure 10-30, sheet 35.) Self-check timing (figure 2-32) is initiated by a crystal controlled oscillator. The oscillator generates a square wave signal (0 VDC to -6 VDC) whose switching rate is 2.048 mc. The oscillator output alternately causes the setting and resetting of a trigger. The trigger set output is an input to a second trigger, and the reset output is an input to a third trigger. The outputs of these two triggers are inverted, and on negative transition cause firing of four single shots. The single shots produce negative pulses 0.4 usec in duration. These negative pulses are the self-check clocks.
- 2-223. Clock voter errors (fail to "1" and fail to "0") can be induced with the CLOCK and PHASE rotary switches as shown in figure 2-33. When the CLOCK and PHASE rotary switches are in the NONE position, proper generation of computer simulated W, X, Y and Z clocks in triplicate is automatic and continuous.
- 2-224. SELF-CHECK BIT GENERATOR. (Figure 10-30, sheet 35.) The self-check bit generator consists of a shift register control circuit, a seven bit shift register and a bit decoding circuit.
- 2-225. The shift register control circuit is composed of a pair of latches interconnected to form a binary counter. The counter alternately produces a self-check odd (SCODD) and a self-check even (SCEVEN) control level at W clock times as shown on part A of figure 2-34.




Figure 2-32. Self-Check Clock Generation

		Switch	Position	
Signal	Fail 7	To ''1''	Fail	Го ''0''
	CLOCK	PHASE	CLOCK	PHASE
SCA1W	5	1	6	1
SCA2W	5	2	6	2
SCA3W	5	3	6	3
SCA1X	5	4	6 `	4
SCA2X	5	5	6	5
SCA3X	5	. 6	6	6
SCA1Y	5	. 7	6	7
SCA2Y	5	8	6	8
SCA3Y	5	9	6	9
SCA1Z	5	10	6	10
SCA2Z	5	11	6	11
SCA3Z	5	12	6	12
SCB01	7		8	
SCB02	9		10	-
SCB03	11		12	

Figure 2-33. Clock and BO Error Simulation

2-226. The SCODD and SCEVEN levels control the shifting of a seven bit shift register and prevent the contents of the register from rippling through when the register is stepped. Seven outputs (SCG1 through SCG7) change states as shown on part B of figure 2-34.

2-227. The self-check bit decoder is a matrix that generates self-check bit gates from the seven bit shift register configuration. The SCG5 (self-check gate 5) output of the shift register is developed into three lines of computer simulated G5 NOT. A G5 voter error (fail to "1") can be induced in self-check by forcing control level(s) CA1G5 and/or CA2G5 and/or CA3G5 to ZERO. This is accomplished during CYC3 and self-check phase C when tape addresses 6 NOT, 5 NOT, 4 NOT, 3, 2 NOT and 1 are programmed. The channel in which the error is induced is determined by TRDM1, TRDM2 and TRDM3 of the tape reader register.

2-228. SELF-CHECK PHASE GENERATION. The self-check phase generator consists of a sync circuit and a four latch cyclic counter. (See figure 2-35.)




Figure 2-34. Self-Check Bit Generator Control and Shift Register Timing

- 2-229. The sync circuit produces a phase generator sync signal (APG) when the shift register counter returns to SCG1 at SCODD time.
- 2-230. The cyclic counter produces three self-check phases SCPA, SCPB and SCPC. The counter is set up for developing the next phase in the cycle when the shift register counter counts to SCG4. The next phase is then produced with the sync level (APG).
- 2-231. A phase B voter error (production of a phase B at phase C time) can be induced when the shift register counter counts to SCG5 providing the tape address decoded is TAADR6 NOT, 5 NOT, 4 NOT, 3, 2 NOT, and 1. The channel in which the error is induced is determined by TRDS1, TRDS2 and TRDS3.
- 2-232. SELF-CHECK BUFFER OSCILLATOR (SCBO1-3). The computer buffer oscillator signal is simulated in the LVDCME during self-check by inverting the output of the 2.048 mc oscillator. The NOT output of the inverter is distributed to three AND circuits, translated, sent out of the LVDCME and returned on three lines via a self-check cable. (See figure 10-30, sheet 25.)
- 2-233. Buffer oscillator errors (fail to "1" and fail to "0") can be induced with the CLOCK rotary switch as shown in figure 2-33. When the CLOCK rotary switch is in the NONE position, translated buffer oscillator pulses are automatic and continuous.





Figure 2-35. Self-Check Phase Generation

- 2-234. WORD COUNTER. The word counter is a thirteen trigger counter register which counts computer cycles in MEM SIM mode and tape words in the ML mode. The counter is stepped by means of stepping pulses. Each trigger in the chain is complemented when its input goes from "1" to "0". The counter can be stepped as follows: (See figure 10-30, sheet 33.)
- a. Manually: When the ADV CTR switch is selected and the tape reader is not running, pressing a TAPE ADDRESS area switch (SWTRCH01 through 05) generates a stepping pulse which advances the word counter by one, within the limits of the pushbutton/lamp being actuated. The counter does not step into a count displayed by another pushbutton/lamp except by pressing that pushbutton/lamp.

b. Automatically:


1. By a word counter stepping pulse while in self-check, MEM SIM mode during each bit gate seven, phase A, and providing that the CST function is not used. In MEM SIM,

- a control level (CTR GATE) is provided which allows the counter to be advanced through its entire range. A decoded word counter gives OP code and address information which is part of an inherent program in MEM SIM. The OP codes are decoded from the first five triggers in the word counter. Therefore, every 378 cycles, the OP code arrangement is repeated. The instruction addresses are decoded from the first eight bits of the word counter. Therefore, every 3778 cycles the instruction addresses are repeated.
- 2. During the ML mode when the tape reader is running, TRCP1 causes the word counter to be advanced each time a sequence bit is sensed. The SEQ BIT causes a control level (CTR GATE) which allows the word counter to be advanced through its entire range.
- 2-235. OP CODE SIMULATORS (Figure 10-30, sheets 33 and 34). Self-check operation codes in memory load mode are developed from decoded tape reader operation bits (TROP1-4) or from decoded tape address bits (TAADR1-5). During MEM SIM mode, self-check operation codes are decoded from word counter (20 through 24) bits. In each case, a self-check level (SCOP) controls all operation codes generated. (See timing chart on figure 2-36.)
- 2-236. A special case simulates a computer function during single step mode. When in single step, the self-check operation code generated is the transfer nonzero (TNZ) instruction (SCOP3=1).
 - 2-237. A voter error, that is, the forcing of all self-check operation code bits in a channel to "1" (fail to a "1"), can be induced with tape address bits 5 and 6 (TAADR5 and TAADR6). The channel in which the error is induced is determined by tape reader operand address bits 1 through 3 (TROA1-3).
- 2-238. ADDRESS SIMULATORS (Figure 10-30, sheets 33 and 34). Self-check address bits are developed in ML from tape reader operand address bits when self-check level SCOA is present, or in MEM SIM from word counter bits when self-check level SCIA is present, or in MEM SIM from word counter bits when self-check level SCIA is present. (See timing chart on figure 2-36.) A tape reader operand address bit (TROA1-9) becomes the corresponding computer simulated address bit, whereas the word counter counts (20 through 27) become computer simulated address bits one through eight respectively. 20 becomes SCA1, 21 becomes SCA2, etc.
- 2-239. A voter error, that is, the forcing of all self-check operation code bits in a channel to "1" (fail to a "1"), can be induced during cycle 3 when tape address bits TAADR4, TAADR5 NOT, TAADR6 NOT, and INV ERR are decoded. The channel in which the error is induced is determined by tape address bits 1 through 3 (TAADR1-3).
- 2-240. DISAGREEMENT ERRORS SIMULATION. Computer voter disagreement errors (SCEP1-13) are simulated with the coincidence of a self-check level (signal called HELP) and specific tape reader register bits. The HELP signal is a tape address decode (TAADR1, 2, 3 NOT, 4 NOT, 5 NOT, and 6) at self-check clock Y, self-check bit gate 4, self-check phase A and cycle 3 time. The tape reader register bits used to determine the errors produced are as follows: TROA5 = SCEP1, TROA4 = SCEP2, TROA3 = SCEP3, TROA2 = SCEP4, TROA1 = SCEP5, TRDS1 = SCEP6, TRDS2 = SCEP7, TRDS3 = SCEP8, TRDS4 = SCEP9, TROA9 = SCEP10, TROA8 = SCEP11, TROA7 = SCEP12, and TROA6 = SCEP13.



Address Timing

- 2-241. ERROR SIMULATORS. Memory module errors (EAM, EBM and TLC) are simulated in self-check with the coincidence of a self-check level signal (LEMMON 1) and specific tape reader register bits. The LEMMON 1 signal is a tape address decode (TAADR1 NOT, 2 NOT, 3, 4 NOT, 5 NOT and 6 NOT). The channel in which the error is induced is determined by tape reader operand address bits (TROA1-3 for EAM-channels 1-3, TROA4-6 for EBM-channels 1-3 and TROA7-9 for TLC-channels 1-3).
- 2-242. SELF-CHECK BUFFER REGISTER A AND B BIT 14 PARITY (SCBRA14P AND SCBRB14P). Buffer register A and B, bit 14 parities are simulated by the LVDCME as follows (see figure 10-30, sheet 36):
- 1. When a tape reader data address parity bit (TRDA-PB) is generated during self-check phase A and bit gate 11. It is during this time that a latch is set which allows SCBRA14P and SCBRB14P to be generated.
- 2. When a store operation is decoded. SCBRA14P and SCBRB14P are generated either (1) when a tape reader syllable "1" parity bit (TRSYL1 PB) is generated during self-check phase A and bit gate 3 through 6, or (2) when a tape reader syllable "0" parity bit (TRSYL0 PB) is generated during phase B or phase C.
- 3. When a non-store operation is decoded. SCBRA14P and SCBRB14P are generated either (1) when tape reader syllable "0" parity bit is generated during phase B, bit gate 3 through 6, or (2) when tape reader syllable "1" parity bit is generated during phase C, bit gate 3 through 6.
- 2-243. SCBRA14P can be failed to a constant "1" either during self-check phase B when LEMMON 1 and TRDS1 are programmed or during self-check phase C when LEMMON 1 and TRDS2 are programmed.
- 2-244. SCBRB14P can be failed to a constant "1" either during self-check phase B when LEMMON 1 and TRDS3 are programmed or during self-check phase C when LEMMON 1 and TRDS4 are programmed.
- 2-245. LEMMON 1, a self-check control level, is a tape address decode of TAADR1 NOT, 2, 3, 4 NOT, 5 NOT and 6 NOT,
- 2-246. CIO CODES AND DISCRETES SIMULATORS. Self-check CIO codes in ascending order are developed from tape reader register bits, SIGN and 1 through 25, and TRDS1 through 4 AND'ed with a self-check gate (SCGCIO). (See figure 10-30, sheet 34.) SCGCIO is a latch output, and is present when tape address bits TAADR1 NOT, 2 NOT, 3 NOT, 4 NOT and 5 are decoded during cycle 3, bit gate 13. The gate is removed every phase A, bit gate 6. (See timing chart on figure 2-36.) CIO codes may also be generated by a TIME SEL when conditioned by an interrupt 13. This feature is for self-check of the past history delay line read to the PTC.
- 2-247. The self-check discretes are developed from corresponding tape reader address bits and a control gate (GATE SC DISCR). GATE SC DISCR is present when tape address bits, TAADR1 NOT, 2 NOT, 3 NOT, 4 NOT and 5 are decoded.
- 2-248. SERIAL DATA SIMULATORS. (Figure 2-37)
- 2-249. SELF-CHECK SIMULATION OF PRO. (See figure 10-30, sheet 6 and figure 2-38.) The tape reader serializer information used normally to generate data to the computer on the DIN line (see paragraphs 2-156 and 2-157) simulates three lines of PRO during self-check. The sector-syllable-module and instruction serializer information simulates PRO during cycle 2. The data serializer simulates PRO during cycle 3. III-2-60



III-2-61

- 2-250. A voter error (fail to "1") is induced into any channel (A1, or A2, or A3) when a corresponding control level CA1, or CA2, or CA3 is generated. The levels are generated during self-check bit gate 6 through bit gate 11 of self-check phase C, cycle 3 when tape address bits TAADR4 and TAADR5 NOT are decoded. The channel in which an error is induced is determined by corresponding tape address bits 1 through 3 (TAADR1-3).
- 2-251. SELF-CHECK SIMULATION OF HOPC1. (See figure 2-39 and figure 10-30, sheet 16.) The tape reader data serializer simulates HOPC1 during phase B and phase C. The two bits (needed during EXM-execute-modify instruction) used to simulate HOPC1 during phase A are from the instruction serializer.
- 2-252. A voter error (fail to "1") is induced into any channel (A1, or A2, or A3) when a corresponding control level CA1DT, or CA2DT or CA3DT is generated. These levels are generated during self-check bit gate 6 through 11 of self-check phase B, cycle 3, when tape address bits TAADR4 and TAADR5 NOT are decoded. The channel in which an error is induced is determined by corresponding tape address bits 1 through 3 (TAADR1-3). A voter error can also be induced in a channel by forcing the other two channels to a "1" with respective control levels (CA1DT, CA2DT and CA3DT) and programming a TROP3.
- 2-253. SELF-CHECK SIMULATION OF AI3 AND TRS. (See figure 2-40 and figure 10-30, sheet 37.) AI3 and TRS are simulated by gating, shifting and recirculating information into an unused channel of the real-time counter delay line (RTC DLY). PRO information is gated into RTC DLY when the self-check load latch (SCLOAD) is set. SCLOAD is a "1" during CYC2, phase B when address bits 8 and 9 (NA8 and NA9) are programmed. At this time, SSM and INST serializer information is gated into the RTC DLY. SCLOAD is also a "1" during CYC3, phase B when NA7 and NA9 are programmed. At this time, DATA serializer information is gated into RTC DLY. All information is delayed through RTC DLY for a period equal to 2 phases and 13 bits (80.1 usecs). The information is clocked through a latch at clock pulse Y. The information at this point is called transfer register and accumulator simulated information (TASIM). TASIM is delayed for a duration of three clock pulses through a latch. The output of the latch is self-check AI3 (SCAI3).
- 2-254. In MEM SIM an ADD latch is set at bit gate 2, clock pulse Y, which sets up an "add 1" condition to TASIM. The information obtained as a result of an "add 1" to TASIM is called DATA. DATA is delayed one bit through two latches and becomes SCTRS.
- 2-255. In ML mode, the ADD latch is reset. There is therefore no addition to TASIM. The information becomes self-check TRS (SCTRS) after a one-bit delay period.
- 2-256. AI3 and TRS are simulated from shifted SCTRS information when the self-check shift latch (SCSHF) is set. The SCSHF latch is a "1" during CYC1, phase B when NA6 and NA9 are programmed or during CYC2, phase B when NA5 and NA9 are programmed. In each case, the SCTRS format is shifted in the RTC DLY one bit position. That is, bit 25 is shifted into the bit 24 position one cycle later. A shift of two bits is obtained when the SCSHF latch is set and A9, A6 and A5 are programmed. That is, bit 25 is shifted into the bit 23 position one cycle later.
- 2-257. In MEM SIM mode, when the instruction address as decoded from the word counter equals zero (IA000), RTC DLY is set to zero at phase A, bit gate 10. During phase A, bit gate 10 of the next change in address, DATA from the "add 1" circuit is being recirculated through the delay line. This recirculated data becomes SCAI3 and SCTRS. There is no change in format in recirculated data since it is clocked at the same bit gate one cycle later.




Figure 2-38. Self-Check Simulation of PRO




Figure 2-39. Self-Check Simulation of HOPC1




Figure 2-40. Self-Check Simulation of AI3 and TRS




Figure 2-41. Self-Check Simulation of MD7 and MR1

- 2-258. An AI3 voter error in any channel is induced similarly as in self-check PRO voter error generation. (Refer to paragraph 2-250.)
- 2-259. A check of the comparators is made during cycle 4, when A9 and A4 are programmed. All SCAI3 channels are forced to a constant "1" without altering the contents of the RTC DLY.
- 2-260. A TRS voter error in any channel is induced similarly as in self-check HOPC1 voter error generation. (Refer to paragraph 2-252.)
- 2-261. SELF-CHECK SIMULATION OF MD7 AND MR1.
- 2-262. The computer MD7 and MR1 data is simulated during self-check by LVDCME circuits that are normally used for computer tests (I/O register 2, and controls). (See figure 10-30, sheets 20, 21, 22 and 23.) The operation of these circuits has been previously described.
- 2-263. An operation unique only to self-check develops MD7 and MR1 from the three DATA V lines and the three self-check MR1 lines respectively. (See figure 2-41.)
- 2-264. During MEM SIM and test program mode when a multiply or divide operation is decoded, the free run register latch (FRR) is set. The FRR gate (figure 10-30, sheet 22) allows recirculation of SSC DATA and controls accumulator shift pulses (SA1A-D and SA2A-D) so that SSC data in I/O register 2 is continually being shifted. (See figure 10-30, sheet 21.) The duration of the FRR gate is fourteen counts (two phases) of the multiply-divide counter (9 1/3 computer cycles). (See figure 10-30, sheet 25.) This is the maximum time required to develop partial products, the final product, remainders and the quotient during multiply or divide. Each time the data in the I/O register recirculates, the bit configuration is such that the two low order bits are shifted into the next higher bit positions. The I/O register continues to recirculate once during each count of the multiply-divide counter until the FRR latch is reset. This occurs at bit gate 3 when the multiply-divide counter has gone through a complete count. At this time the I/O register has its original bit configuration.
- 2-265. The serial output of I/O register 1 (SSC DATA) is gated to three self-check MR1 lines at clock pulse W time and is computer simulated MR1.
- 2-266. The SSC DATA is also gated to three DATA V lines during test program mode and FRR, or during test program mode when A3 and A4 NOT are programmed. This is computer simulated MD7.
- 2-267. MR1 and MD7 voter errors (fail to "1") are induced similarly as in self-check PRO voter error generation. (Refer to paragraph 2-250.)
- 2-268. SELF-CHECK SIMULATION OF REAL TIME COUNTER.
- 2-269. Self-check real time counter data is simulated from circuits normally used during computer test. (See figure 10-30, sheet 37.) The real time counter is explained in paragraph 2-207.
- 2-270. Real time counter data is brought back to the LVDCME during self-check, via a self-check cable, and is displayed in the data display register DATA lamps (see figure 10-30, sheet 26) when the DISPLAY SELECT rotary switch is in position 13.

- 2-271. SELF-CHECK SIMULATION OF PIO. (Figure 10-30, sheet 36.)
- 2-272. Three channels of self-check PIO are developed when the self-check operation codes (decoded from the tape address bits) generate a PIO operation (SCOP1 NOT, SCOP2, SCOP3 NOT and SCOP4) and the tape reader operation codes (TROP1 through 4) are not decoded as a PIO.
- 2-273. A voter error (fail to "1") is induced into a channel (A1, or A2, or A3) when the corresponding TRDS1, or 2, or 3 is programmed together with the select data control (SDT). SDT is a decoded TAADR6, TAADR5 NOT and TAADR4 during CYC 3.
- 2-274. SELF-CHECK SIMULATION OF PTC AI3. (Figure 10-30, sheet 20.)
- 2-275. PTC AI3 is simulated from LVDCME CIO DATA generated. The LVDCME CIO DATA is generated as follows:
- 1. SSC DATA gated by a programmed AC CIO 025 (the read SSC code).
- 2. MLC DATA gated by a programmed AC CIO 021 (the read MLC code).
- 3. PIO ADRSO gated by a programmed AC CIO 011 (the read PIO ADR code).
- 4. DTDRB19 gated by a programmed AC CIO 031 (the read phase A information from history code).
- 5. DTDRB1 gated by a programmed AC CIO 035 (the read phase B and C information from history code).
- 6. SSMIA gated by a programmed AC CIO 051 (the read SSM and IA information from history code).
- 7. NSEO gated by a programmed AC CIO 041 (the read disagreement errors code).
- 8. RTC DATA gated by a programmed AC CIO 015 (the read RTC code)
- 9. PIOMB25D gated by a programmed AC CIO 001 (the read I/O register 1 code).
- 10. ADRSO gated by a programmed AC CIO 045 (the read instruction information from history code).
- 11. AC DISCR OUT 4 (select PRO code), and INTRPT 13 (indicates first word from delay line), and LMMH (indicates that the last information was due to a multiply operation).
- 2-276. SELF-CHECK SERIAL COMPARE ERRORS. (See figure 10-30, sheets 26, 29, 30, 31 and 45.)
- 2-277. The simulated serial data channeled into the LVDCME via the computer serial data input lines is voted on and compared with the originating serial input data. The simulated serial data is then processed through history, data display and input/output logic as previously described.
- 2-278. The input serial data is compared with originating serial data in self-check as in normal operation (see paragraphs 2-162 and 2-163). However, there is a unique feature which enables compare in self-check. The enable compare levels are called control address compares (CAC1, 2 and 3) and are always present during normal operation as a

result of a repeated CAD or STO operation decodes. In self-check, the operation codes listed below must be programmed to enable the following compares to take place:

- 1. Tape reader operation codes (TROP) 1 and 4, or TROP1 NOT, and 2 NOT and 4 = (CAC1), enables SSMSC and AOC compares.
- 2. TROP2 and 4 or TROP2 NOT and 4 NOT and 1 = (CAC3), enables SSMBR and ADRSR compares.
- 3. TROP1 and 4 or TROP1 NOT and 2 and 4 NOT = (CAC2), enables SSMDR and INSDR compares.
- 4. TROP4 NOT and 3 and 2 NOT and 1 NOT enables IADR compare.
- 5. TROP4 and 3 and 1 enables word serial compare (SER).
- 6. TROP4 and 3 and 2 enables word parallel compare (PAR).

2-279. Compare errors unique only to self-check are stored in four latches which provide compare error PIO address (CEPIOADR), compare error PIO memory (CEPIOM), compare error PIO accumulator (CEPIOA), and compare error instruction address (CEIADR) outputs and their inverses. These latches are set as follows:

1 10 mg

Latch

Set by

CEPIOADR (Figure 10-30, sheet 20) A non-compare of data serial out (DTSO) and PIO address serial out (PIOADRSO) data at clock pulse W, phase B, CYC 3 when enabling self-check compare level DIEADRCP is generated. DIEADRCP is a programmed TAADR6 NOT, TAADR5 NOT, TAADR4 NOT, TAADR3 NOT, TAADR2 and TAADR1 NOT.

CEPIOM (Figure 10-30, sheet 23)

A non-compare of NMD7 and 2BDDTSO data during ML and clock pulse Z while under control of a self-check enabling level. The enabling level is generated when NA1, NA2 and NA4 NOT are programmed during PIO, phase B, bit gate 6. The enabling level is removed at phase A.

CEPIOA (Figure 10-30, sheet 21)

A non-compare of NMD7 and 2BDDTSO data at Z clock when NA3 and compare enabling level AA are present. AA is generated when NA1, NA2 and NA4 NOT are programmed during PIO, phase B, bit gate 6. The enabling level is removed at phase A, bit gate 6.

CEIADR (Figure 10-30, sheet 32) A non-compare of address display register and tape reader register data (IADCOMP) during self-check, CYC 3, phase C and bit gate 2 when a compare enabling level is present. The compare enabling level is generated when TROP1 NOT, TROP2 NOT, TROP3 and TROP4 NOT are programmed. The second secon

- 2-280. TAPE READER SELF-CHECK.
- 2-281. The tape reader manual self-check features include:
- 1. The FREE RUN READER pushbutton which allows energizing the tape reader transport and tape reader read circuits while bypassing the normal LVDCME tape transport controls (figure 10-30, sheet 14).
- 2. The FREE RUN SS pushbutton which allows generating an initiating pulse to all the single shots. The tape reader timing clocks are thereby allowed to free-run for check-out purposes. (See figure 10-30, sheet 7.)
- 3. A one word-at-a-time load feature. This is accomplished each time the START pushbutton is pressed, after the "1" pushbutton has been activated.
- 2-282. ADDITIONAL SELF-CHECK FEATURES.
- 2-283. DISPLAY SERIAL OUT. When in the MD mode, the tape reader register and serializer can be checked by using the DISPLAY SERIAL OUT pushbutton. (See paragraph 2-163.) This allows words from the tape serializer to be presented on the data display.
- 2-284. ERRORS DEVICES TEST. An ERRORS DEVICES TEST pushbutton is used to check the operability of all error latches and all error lamps.
- 2-285. INVERT ERROR. In the ML mode, an invert error (INV ERR) condition is generated to prevent stopping the tape reader during a known error. The INV ERR latch is set in the self-check mode by a tape address of 01000 and reset by a tape address of 00111. An invert error control pulse generated by a tape address decode of 00100 allows the tape reader to run when an error is encountered.
- 2-286. PROGRAMS. A wired-in program allows manual check-out of the LVDCME data display and a self-check tape program (the tape is part of the LVDCME) automatically checks approximately 85 percent of the LVDCME. The wired-in program is explained in Section VIII; the self-check tape program is explained in Section VIII.
- 2-287. COMPUTER CONTROL.
- 2-288. COMPUTER STOP CONTROL.
- 2-289. The LVDCME stops computer operation when a power halt (PWR HLT) is received from the power sequencing circuits or when a module or channel switching error is detected. Computer operation is also stopped when computer single step (CST) operation is commanded in any of the following ways:
- 1. The STOP switch is pressed.
- 2. An address compare is obtained while SINGLE STEP ON/OFF is ON.
- 3. A CIO 106 instruction is received from the PTC.
- 4. Any PIO code is used in the operational program mode.
- 5. The LVDA single-step signal (DST) is received by the LVDCME.

2-290. COMPUTER SINGLE STEP.

- 2-291. When a CST operation is commanded, the computer does not read any new instructions. However, if an interrupt, HOP or EXM operation is in process, CST is delayed until the process is completed. The contents of the history delay lines are recirculated during CST unless a multiply or divide is being performed at the time the CST is commanded. In this case, the history multiply-divide delay lines continue to store data until the multiply or divide is completed.
- 2-292. When the LVDCME is in CST and the ADVANCE pushbutton is pressed, CST is removed from the computer for one word time and then reapplied. This allows the computer to read and perform one instruction. The same restrictions that govern the application of CST (paragraph 2-291) cover the reapplication of CST after the ADVANCE pushbutton is pressed.

2-293. COMPUTER RESTART.

2-294. When computer operation is stopped by a halt signal (NHLT), the program is restarted when the halt signal is removed. When the RESTART - AUTO/MAN/PTC pushbutton is set to MAN/PTC, a computer restart may be initiated by pressing the MANUAL RESTART pushbutton or by issuing a CIO 116 (set HLT) and then a CIO 122 (reset HLT). When the RESTART - AUTO/MAN/PTC switch is set to AUTO, the computer program is automatically restarted whenever an instruction address or data address compare occurs.

2-295. MEMORY CLOCK CONTROL.

2-296. The LVDCME controls the timing of the computer memory clock by means of two signals — A1-2MCN and A1-2MCL. These signals are controlled by the EARLY, NORMAL and LATE pushbuttons. When the EARLY pushbutton is pressed, A1-2MCN becomes a "0" and causes the computer memory clock driver to be strobed early. When the LATE pushbutton is pressed, A1-2MLC becomes a "1" and causes the computer memory clock driver to be strobed late. When the NORMAL pushbutton is pressed, A1-2MCN becomes a "1" and A1-2MCL becomes a "0" and the computer memory clock driver is strobed at the normal time.

2-297. HISTORY STORAGE.

- 2-298. History storage is accomplished by three 13-word delay lines that store serial AI3, TRS, ADR, MR1, MD7 and PRO data. In normal operation, new data is continually being loaded into the AI3 and TRS delay lines. These delay lines contain data from the last 13 instruction cycles. Whenever the computer program is stopped, history data is recirculated in these delay lines. The AI3 and TRS delay lines therefore store data from the 13 instruction cycles before the computer was stopped. This data may be displayed on the DATA display.
- 2-299. During multiply-divide operations, new data is being loaded into MR1, MD7 or PRO delay lines. These delay lines contain recirculated multiply-divide information when no new multiply or divide operation is in progress.
- 2-300. Two types of data are time-shared in each of the delay lines: AI3 and TRS data share the AI3/TRS delay line, ADR and MR1 data share the ADR/MR1 delay line, and MD7 and PRO data share the MD7/PRO delay line. Time sharing is accomplished by interleaving the two types of data in the delay line and then separating the data at the output of the delay line. History data is available on the HISTAI3, HISTTRS, HISTADR, HISTMR1, HISTMD7 and HISTPRO lines.

2-301. OPERATIONAL/TEST PROGRAM MODE SELECTION.

2-302. The LVDCME can be used to exercise a computer which is loaded with either the operational program or a test program. Since computer operation depends on the type of computer program, the LVDCME may be operated in either the operational program mode (OPM) or the test program mode (TPM). OPM and TPM are alternately selected each time the OP/TP switch is pressed. The OP and TP lamps indicate the mode in which the LVDCME is prepared to operate.

SECTION III


INTERFACE AND CONTROLS

3-1. INTERFACE.

- 3-2. All of the LVDCME interface signals appear at pins of connectors located on the connector panel assembly 02A3 (figure 3-1) and connector panel assembly 01A11 (figure 3-2). Connectors 02A3J1 (SYNC) and 02A3J2 (MARKER) are single UHF type jacks, connectors 02A3J3 (SP1) and 02A3J4 (SP2) are 5-pin connectors, and connectors 02A3J5 through 02A3J23 and 01A11J25 through 01A11J32 are 55-pin connectors.
- 3-3. The interface signals and connectors are shown on the LVDCME cable diagrams (figures 10-11, 10-18, 10-19, 10-20, 10-22, 10-23, and 10-24).

3-4. CONTROLS AND INDICATORS.

- 3-5. The LVDCME operating controls and indicators are shown on figures 3-3 through 3-6 and are described in figure 3-7. Test points that appear on the control panels are included as indicators in figure 3-7. The location of each control panel on the LVDCME is shown on figure 1-2.
- 3-6. In addition to the controls and indicators described in figure 3-7, the AC Power Gate Assembly (01B5) at the rear of the LVDCME contains a time totalizing meter (9999 hour) and the circuit breakers for the LVDCME AC input power.
- 3-7. The controls and indicators on the power supplies (01A5 through 01A8, 02A5, 02A6, 02A7, 02A9, and 02A10) are described in the commercial manuals for these power supplies. (Refer to the list of related manuals.)
- 3-8. Many of the LVDCME controls and indicators are pushbutton switches which contain four lamp bulbs that light under certain conditions. The four bulbs (1, 2, 3 and 4) are arranged as shown here:






Figure 3-1. Connector Panel Assembly (02A3)





Figure 3-2. Connector Panel Assembly (01A11)

- 3-9. These bulbs can be wired in many configurations; the following six configurations are used on the LVDCME:
- 1. Bulbs 1 and 3 or bulbs 1 and 4 constitute one indication.
- 2. Bulb 1 or bulb 2 constitutes one indication; bulb 3 or bulb 4 constitutes a different indication.
- 3. Bulb 1 or bulb 4 constitutes one indication; bulb 2 or bulb 3 constitutes a different indication.
- 4. Bulb 1 or bulb 2 constitutes one indication; bulb 3 constitutes a different indication; and bulb 4 constitutes a different indication.
- 5. Bulb 2 or bulb 3 constitutes one indication; bulb 1 constitutes a different indication; and bulb 4 constitutes a different indication.
 - 6. Each lamp constitutes a different indication.
- 3-10. These wiring configurations, listed in paragraph 3-9, correspond to the following patterns on the switch faces:



NOTE

Some indications are located on the faces of switches to which they are not electrically connected. These indications are explained in figure 3-7.

- 3-11. The following definitions are used in figure 3-7:
- 1. Momentary pushbutton/lamp. A momentary pushbutton/lamp is a momentary contact pushbutton switch containing lamp bulbs that are lit only while the switch is being pressed. The function controlled by the switch is in the "1" state only while the lamp is lit.
- 2. Pushbutton/lamp. A pushbutton/lamp is a momentary contact pushbutton switch connected to the LVDCME logic so that its lamp bulbs remain or become lit after the switch face is pressed. The function controlled by the switch is in the "1" state only while the lamp is lit.

- 3. Alternate action pushbutton/lamp. An alternate action pushbutton/lamp is a DPDT pushbutton switch (containing lamp bulbs) whose state is changed by pressing the switch face. The lamp bulbs within the switch may be wired in one of the following ways:
- a. A bulb (or bulbs) is always lit to indicate the state of the function controlled by the switch. For example, the ON portion of the ON/OFF alternate action pushbutton/lamp shown here is lit only when the function it controls is on.



When the ON portion is lit, the OFF portion is not lit, and vice versa.

A second example of this type of wiring occurs when the switch face is partitioned into four areas as shown here:

1	2
4	3

Only one of the four lamp bulbs is lit at any time. When the switch face is pressed, the next clockwise lamp bulb is lit; a complete cycle occurs if the switch face is pressed four times.

b. Bulbs within the switch are lit only when the function it controls is a "1". For example, the LAMP TEST alternate action pushbutton/lamp shown here is lit only while a lamp test operation is in progress.

LAMP TEST

When LAMP TEST is pressed while its bulbs are lit, the lamp test operation ceases and the bulbs are turned off. When LAMP TEST is pressed again, another lamp test operation occurs and the bulbs are again lit.




Figure 3-3. Power Control Panel




Figure 3-4. Tape Reader and Mode Control Panel




Figure 3-5. Memory Load and Data Display Panel Back the Action of the Control of




Figure 3-6. Interface Exerciser Panel

Danol	00.4	Total /T. disator	
Fallei	Area	Control/ Indicator	Description and Function
POWER CON- TROL (figure 3-3)	COMPUTER VOLTAGE	+20 VDC, +12 VDC, +6 VDC, -3 VDC, +12 MS, and +6 MS	Adjustments for varying the corresponding voltages supplied to the computer. (MS stands for module switching:)
		+20, +12, +6, -3, +12 MS, and +6 MS (VDC and RET)	Test jacks for monitoring the outputs of the corresponding power supplies.
		HLT (VDC and RET)	Test jacks for monitoring the power halt (HLT) signal to LVDCME logic.
	ACME VOLT- AGE	-26. 5 VDC, +12 VDC, -6 VDC and -12 VDC	Adjustments for varying the corresponding voltages supplied to LVDCME circuits.
		-26. 5, +12, -12, -6, and GRD	Test jacks for monitoring the outputs of the corresponding LVDCME power supplies. (GRD is the common return for these supplies.)
	None	TP20 through TP45 and GRDs	Test jacks for monitoring the voltages supplied to computer circuits. (Refer to figure 10-9 for voltage at each point.)
	ACME POWER	SEQ ON -	Pushbutton/lamp that starts the LVDCME DC power-on sequence and indicates when lit that sequencing is complete.
		SEQ OFF	Pushbutton/lamp that starts the LVDCME DC power-off sequence and indicates when lit that sequencing is complete.

Figure 3-7. Controls and Indicators (Sheet 1 of 15)

Panel	Area	Control/Indicator	Description and Function
POWER CON- TROL (figure 3-3)	COMP POWER	SEQ ON	Pushbutton/lamp that starts the computer DC power-on sequence and indicates when lit that sequencing is complete.
	*	SEQ OFF	Pushbutton/lamp that starts the computer DC power-off sequence and indicates when lit that sequencing is complete.
		ARRAY/PAGE	Lamps that light indicating that either or both computer array (memory) or page temperature is high.
	·	NORMAL/HIGH	Lamps that light indicating that computer array (memory) or page temperature is normal or high. If NORMAL lamp is lit, ARRAY/PAGE lamps will be out.
· · · · · · · · · · · · · · · · · · ·	MAIN POWER	φΑ, φΒ, and φC	Lamps when lit indicate that the corresponding phase is available to LVDCME circuits.
		FAN	Lamp when lit indicates that power is applied to SMS card gate fans.
·		POWER ON	Pushbutton/lamp that starts the LVDCME AC power-on sequence and indicates when lit that sequencing is complete.
		POWER OFF	Pushbutton/lamp that starts the LVDCME AC power-off sequence and indicates when lit that sequencing is complete.
		EMERGENCY PULL	Switch when pulled removes all LVDCME power.

Figure 3-7. Controls and Indicators (Sheet 2)

Panel	Area	Control/Indicator	Description and Function
TAPE READER AND MODE CONTROL	None	LAMP TEST	Pushbutton/lamp used to check all indicator lamps on this panel and on the POWER CONTROL panel.
(figure 3-4)	TAPE ADDRESS	ADR1 through 6 and INV ERR	Pushbutton/lamps that indicate the address bits of the tape word being read. These bits do not indicate actual tape addresses. The decoded bits perform LVDCME functions. ADR1 through 5 can be used to manually insert address bits into the tape reader register.
		2 ⁰ through 2 ¹²	Pushbutton/lamps that indicate the tape word count in both AUTO and MANUAL modes and can be used to manually set in the word count. Counts the number of sequence bits in ML mode and counts the number of computer cycles in MEMORY SIM mode.
	МОБЕ	AUTO/MANUAL	Alternate action pushbutton/lamp that allows the tape reader and the memory load portion of the LVDCME to operate in either automatic or manual mode.
		ML/DD	Alternate action pushbutton/lamp that allows the LVDCME to operate in either memory load or data display mode.
		MEMORY SIM	Pushbutton/lamp that allows hard wired program to operate (self-test only). In MEMORY SIM mode, the word counter output decoded, simulates computer OP Codes and Instruction Addresses.
		ERROR DEVICES TEST	Pushbutton that simultaneously sets all error latches. When the ERROR DEVICES TEST button is pressed, all ERRORS lamps on INTERFACE EXERCISER panel light.

Figure 3-7. Controls and Indicators (Sheet 3)

Description and Function	Pushbutton/lamp that inhibits tape reader and spooler operation.	Alternate action pushbutton/lamp that applies power to or removes from the tape reader and tape spooler.	Alternate action pushbutton/lamp that places tape reader in either the forward or reverse mode.	Pushbutton/lamp that when in MANUAL mode allows the tape to move the distance of one word (forward or reverse) each time button is pressed.	Pushbutton/lamp that causes the LVDCME to ignore the load portions of a tape.	Pushbutton/lamp that starts tape reader and tape spooler operation.	Pushbutton/lamp that stops tape reader and tape spooler operation.	Alternate action pushbutton/lamp that free runs the single shots of the LVDCME during self check.	Alternate action pushbutton/lamp that starts or stops the tape reader and tape spooler during self check. This switch by-passes the RUN tratch.	Alternate action pushbutton/lamp that allows word counter (2 ⁰ through 2 ¹²) to be advanced when ADV CTR is lit. When SEL ADR is lit, it allows manual selection of tape address (AR1 through ADR6).
Control/Indicator	INHIBIT READER CONTROL	PWR ON/PWR OFF	FORWARD/REVERSE	MANUAL ADVANCE TAPE	VERIFY ONLY	START	STOP	FREE RUN SS	FREE RUN READER	ADV CTR/SEL ADR
Area	TAPE READER CONTROL							SELF CHECK		
Panel	TAPE READER AND MODE	(figure 3-4)								N

Figure 3-7. Controls and Indicators (Sheet 4)

		tape to be	ls and volt-	memory ade to mem- NND) lamps ; the upper dule com-	lex or sim- ne button is te commanded mpare; upper tion memory	er syllable 0 button is te com- per (COM-	uction sector ups indicate for compare; actual sector
•	Description and Function	Alternate action pushbutton/lamp that allows tape to be advanced one word at a time during self check,	Test points for monitoring tape reader signals and voltages and special LVDCME signals.	Pushbutton/lamps that control the three-bit memory module selection code when reference is made to memory for an instruction. The lower (COMMAND) lamps indicate the module to be used for compare; the upper (COMPUTER) lamps indicate the actual module compared on.	Pushbutton/lamps that alternately select duplex or simplex instruction memory operation each time button is pressed. Lower (COMMAND) lamps indicate commanded instruction memory mode to be used for compare; upper (COMPUTER) lamps indicate actual instruction memory mode compared on.	Pushbutton/lamp that alternately selects either syllable 0 or syllable 1 for instruction word whenever button is pressed. Lower (COMMAND) lamps indicate commanded syllable to be used for compare; upper (COMPPUTER) lamps indicate the actual syllable compared on.	Pushbutton/lamps that control four-bit instruction sector address code. The lower (COMMAND) lamps indicate commanded sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual sector address bits compared on.
		Alternat advanc	Test poi ages al	Pushbuttor module s ory for a indicate t (COMPU'	Pushbutt plex in presse instruc (COMF	Pushbutt or syll presse mande	Pushbutt addres comma the upp
	Control/Indicator	1	TP1 through TP52 and GRDs	MODULE - IM1, IM2, and IM3	MODULE - DX/SX	SYL-01	SECTOR - IS1 through IS4
	Area	SELF CHECK	None	INSTRUCTION ADDRESS			
	Panel	TAPE READER AND MODE CONTROL	(figure 3-4)	MEMORY LOAD AND DATA DISPLAY (figure 3-5)		·	

Figure 3-7. Controls and Indicators (Sheet 5)

1 Area Control/Indicator Description and Function	LOAD INSTRUCTION ADDRESS A1 Pushbutton/lamps that control the eight-bit instruction address code. The lower (COMMAND) lamps indicate commanded memory instruction address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual memory instruction address bits compared on.	DATA ADDRESS PARITY BIT-BRA Lamps that indicate the existence of instruction word parity bits in buffer registers A and B.	MODULE - DM1 Pushbutton/lamps that control the three-bit memory module selection code when reference is made to memory for data. The lower (COMMAND) lamps indicate the data memory module to be used for compare; the upper (COMPUTER) lamps indicate the actual data memory module compared on.	DX/SX Pushbutton/lamps that alternately select duplex or simplex data memory operation each time button is pressed. Lower (COMMAND) lamps indicate commanded data memory mode to be used for compare; upper (COM-PUTER) lamps indicate actual data memory mode compared on.	SECTOR - DS1 Pushbutton/lamps that control the four-bit data sector address bits indicate the commanded data sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the
Panel	MEMORY LOAD ID AND DATA DISPLAY (figure 3-5)				

Figure 3-7. Controls and Indicators (Sheet 6)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	DATA ADDRESS	OP CODE - OP1 through OP4	Pushbutton/lamps that control computer operation code bits (ML mode only). The lower (COMD) lamps indicate the commanded operation code bits to be used for compare; the upper (COMPTR) lamps indicate the actual operation code bits compared on.
		OPERAND- 0A1 through 0A9	Pushbutton/lamps that control computer operand address code bits. The lower (COMD) lamps indicate the commanded operand address code bits to be used for compare; the upper (COMPTR) lamps indicate the actual operand address code bits compared on.
	None	LAMP TEST	Alternate action pushbutton/lamp used to check all indicator lamps on this panel.
		SERIALIZER- ACME PARITY BIT	Lamp when lit indicates odd parity in the tape reader register.
		DISPLAY SERIAL OUT	Pushbutton/lamp that allows words from the tape serializer to be presented on the data display.
		CHANNEL 1, 2, 3, and ALL	Lamps that indicate channel or channels in use (when channel switching).
	DATA	PARITY BIT- BRA/BRB	Lamps that indicate the existence of buffer registers A and B parity bits.
		PARITY BIT-SYL 0 and SYL 1	Lamps that indicate the existence of data word (COM-MAND) parity bits in syllables 0 and 1.

Figure 3-7. Controls and Indicators (Sheet 7)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	DATA	SIGN through 25	Pushbutton/lamps that control the bits of a data word to be loaded into the computer. The lamps at the right side of the pushbuttons indicate the commanded data bits; the lamps at the left side indicate the actual data bits.
	COMPUTER CONTROL	SINGLE STEP- ON OFF	Alternate action pushbutton/lamp that starts or stops single-step computer operation. Upper (ON) lamp when lit indicates the computer is in the single-step mode; lower (OFF) lamp indicates the computer is not in the single-step mode.
		SINGLE STEP- ADVANCE/CST	Pushbutton/lamp that steps the computer program one word when in the single-step mode. Both ADVANCE and CST lamps must be lit for the computer program to be advanced one word.
		SINGLE STEP-STOP	Pushbutton that stops computer operation,
		RESTART-AUTO/ MAN/PTC	Alternate action pushbutton/lamp that allows the computer to be restarted automatically or manually. When upper (AUTO) lamp is lit, computer is restarted whenever the computer instruction address matches the instruction address inserted in the INSTRUCTION ADDRESS switches; when lower (MAN/PTC) lamp is lit, computer is restarted whenever MANUAL RESTART (COMPUTER CONTROL) is pressed.
		RESTART-MANUAL RESTART	Refer to AUTO/MANUAL above. If MAN/PTC lamp is lit and MANUAL RESTART is pressed, HLT occurs in 3 MS.

Figure 3-7. Controls and Indicators (Sheet 8)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	COMPUTER CONTROL	MEMORY CLOCK- EARLY, NORMAL, and LATE	Pushbutton/lamps that cause the memory clock to occur early, normal or late when the corresponding button is pressed. Lamps light to indicate the occurrence of the memory clock.
	MEMORY LOADER	REPEAT/REPEAT	Alternate action pushbutton/lamp that causes the selected memory location to be loaded repeatedly (REPEAT) or just once (REPEAT). See ADDRESS COMPTR pushbutton.
		ADDRESS COMPTR	Pushbutton/lamp that causes the memory location to be loaded just once in conjunction with REPEAT pushbutton.
		COMPTR DISPLAY RESET	Pushbutton that resets all computer display bits causing all computer display lamps to go out.
		COMMAND DIS- PLAY RESET	Pushbutton that resets all command display bits causing all command display lamps to go out.
	DISPLAY MODE	REPEAT/SINGLE	Alternate action pushbutton/lamp that causes data to be displayed only during the first pass through the program (SINGLE) or during each program pass (REPEAT).
		ADDRESS COM- PARE-DATA/INS	Alternate action pushbutton/lamp that permits data or instruction address comparisons.
		COMPTR DISPLAY RESET	Pushbutton that resets all computer display bits causing computer display lamps to go out.
		COMMAND DIS- PLAY RESET	Pushbutton that resets all command display bits causing all command display lamps to go out.

Figure 3-7. Controls and Indicators (Sheet 9)

	Γ							•										<u></u>
Description and Function	Rotary switch that selects data for display as follows:	Position Type of Data	NONE	TRS Transfer register serial	DATA	-		HOPC1 HOP constant	SP1 Input to spare probe 1		TRC Real time counter	MLC Minor loop counter	SSC Switch select counter	13 Self check real time counter	14 and 15 Spares	Alternate action switch that permits data display for present or preceding word.	Pushbutton/lamp that allows all voter errors and all disagreement errors to be ignored.	Rotary switch that selects word or partial product from delay lines for display.
Control/Indicator	DISPLAY SELECT			,	•											PAST/PRESENT	ERROR OVER RIDE	WORD
Area	DISPLAY MODE								-	-						_		
Panel	MEMORY LOAD AND DATA	DISPLAY (figure 3-5)	(2) 2 1 9 1															

Figure 3-7. Controls and Indicators (Sheet 10)

														-		
Description and Function	errors as follows:	Type of Error	Tape parity Serial parity Two simultaneous mem-	ory parity Memory module A parity Memory module B parity	Tape reader clock pulse Clock	Bit sync Phase sync	Tape sequence	Disagreement	Transfer register serial	output compare HOP constant compare Buffer register compare	pare Sector/svllable/module	serial compare Sector/syllable/module	display register com-	Sector/syllable/module	buffer register com-	PIO address compare
Description	Lamps that light to indicate errors as follows:	Lamp	TAPE SERIAL TLC	EAM EBM	f TRCP CLOCK	BSE	SE1	$\left\{ egin{array}{ll} ext{EP1 through} \ ext{EP13} \end{array} ight.$	TRS	HOPC1 BR14 AT3	SSMSC	SSMDR		SSMBR		PIO ADR
	Lamps th	-	PARITY			TIMING		DISA- GREE-	MENT			COM- PARE				
Control/Indicator	Refer to description	and Iunction Column			-										,	
Area	ERRORS										. 40					
Panel	INTERFACE	(figure 3-6)												-	- 44	

Figure 3-7. Controls and Indicators (Sheet 11)

				•														·					-				
Description and Function	Type of Error	Address and operation	code compare	Instruction display	register compare Address shift register	compare	Instruction address dis-	play register compare	Serial compare		Parallel compare	I/O register No. 1	serial compare	Computer	Module/channel switch-	ing	Partial product/re-	mainder	Multiplicand/anvisor Multiplier/product/	quotient	Accumulator	Simultaneous memory	Memory module B	Memory module A	FIO Bit gate generator	Address and operation	code
Descriptio	Lamp	Aoc		INS DR	ADRSR		DARF / IADR		SER 102	1	PAR	101		COMPTR	ILLEGAL	PATH	*PRO	£(1)***	*MRI		*AI3	*TLC	*EBM	* *EAM * DIO	* 元 元	*AOC	
r	ת				· · ·	_	<u></u>	-	•			-								-							
Control/Indicator	Refer to description	and imperon coran	-																								
Area	ERRORS		·																								
Panel	INTERFACE	(figure 3-6)																•	-		•						£

Figure 3-7. Controls and Indicators (Sheet 12)

Figure 3-7. Controls and Indicators (Sheet 13)

Description and Function	Alternate action pushbutton/lamp that specifies mode of operation (Operational Program mode or Test Program mode).	Alternate action pushbutton/lamp that allows manual insertion of data into or the resetting of I/O REG #1 or I/O REG #2.	Alternate action pushbutton/lamp that inhibits generation of an interrupt by the Minor Loop Counter during operational program mode (MANUAL MLC INH). The DISCR MLC INH lamp indicates that the inhibiting of the generation of an interrupt by the Minor Loop Counter is being performed by a discrete from the PTC.	Alternate action pushbutton/lamp that inhibits generation of an interrupt by the Switch Selector Counter during operational program mode (MANUAL SSC INH). The DISCR SSC IHN lamp indicates that the inhibiting of the generation of an interrupt by the Switch Selector Counter is being performed by a discrete from the PTC.	Alternate action pushbutton/lamp that allows manual resetting of the PIOR latch without repeating PIO function to computer (RESET PIOR). The INTC lamp indicates computer interrupt.	Momentary pushbutton that allows manual repeat PIO when information is required from LVDCME during operational program mode.
Control/Indicator	OP/TP	I/O REG No. 1/ I/O REG No. 2	MANUAL MLC INH/ DISCR MLC INH	MANUAL SSC INH/ DISCR SSC INH	RESET PIOR/INTC	PIO REPEAT
Area	DATA ADAPTER INTERFACE EXERCISER					
Panel	INTERFACE EXERCISER (figure 3-6)					

Figure 3-7. Controls and Indicators (Sheet 14)

Description and Function	The COMPTR HALT lamp indicates computer halt. MAN-UAL HALT is an alternate action pushbutton/lamp that stops computer operation and allows manual channel/module switching.	Alternate action pushbutton/lamp that selects either the channel-switching or module switching mode of operation.	Momentary pushbutton/lamp that selects channel 1 by setting channel 2 to a 1 and channel 3 to a 0, or channel 2 to a 0 and channel 3 to a 1.	Momentary pushbutton/lamp that selects channel 2 by setting channel 1 to a 1 and channel 3 to a 0, or channel 1 to a 0 and channel 3 to a 1.	Momentary pushbutton/lamp that selects channel 3 by setting channel 1 to a 1 and channel 2 to a 0, or channel 1 to a 0 and channel 2 to a 1.	Pushbutton/lamp that selects all three TMR channels.	Momentary pushbutton/lamps that select one of three channels in each of seven modules, (Refer to Section II for a detailed description of module and channel switching.)	Alternate action pushbutton/lamp used to check all indicator lamps on this panel.	Rotary switches that provide spare probe timing gates for the data display.
Control/Indicator	COMPTR HALT/ MANUAL HALT	CHANNE L/MODULE	СН 1	СН 2	СН 3	ALL	MODULE 1 through 7, CHANNEL 1 through	LAMP TEST	PHASE, BIT GATE, AND CLOCK
Area	SIMPLEX AND MODULE SELECTION	_			-			None	SPARE PROBE TIMING AND TIMING MARK- ER
Panel	INTERFACE EXERCISER (figure 3-6)								

Figure 3-7. Controls and Indicators (Sheet 15)

SECTION IV

TEST EQUIPMENT AND SPECIAL TOOLS

4-1. SCOPE.

4-2. This section contains the list of standard test equipment and the list and illustrations of the special tools recommended for maintenance of the LVDCME. No special test equipment is required for maintenance of the LVDCME.

4-3. TEST EQUIPMENT.

4-4. Figure 4-1 is the list of standard test equipment recommended for maintenance of the LVDCME. This equipment is not supplied with the LVDCME. Equipment having the same range and accuracy as those listed in figure 4-1 may be substituted for the items listed.

4-5. SPECIAL TOOLS.

4-6. Figure 4-2 is the list of special tools recommended for maintenance of the LVDCME; these special tools are not supplied with the LVDCME. Equivalent tools may be substituted for the items listed.

Name	Model or Type	Vendor
Oscilloscope	585A	Tektronix, Inc.
Plug-in Unit and Adapter	M	Tektronix, Inc.
Differential Voltmeter AC/DC	803-B	John Fluke Mfg. Co., Inc.
Digital Voltmeter	456	Kintel Division, Cohu Electronics, Inc.
AC Converter	452	Kintel Division, Cohu Electronics, Inc.
Digital Readout	473A	Kintel Division, Cohu Electronics, Inc.
Milliammeter (0-15 ma)	901	Weston Instrument Division, Daystrom Inc.
Volt-Ohm-Ammeter	630-A	Triplett Electrical Instrument Co.
Volt-Ohmmeter	269	Simpson Electric Co.
Capacitance Bridge	650-A	General Radio Co.

Figure 4-1. Recommended Standard Test Equipment

Name	Vendor Part No.	Application	Illustration Figure 4-3
SMS Card Puller	IBM 6072429	Facilitates insertion or removal of SMS cards.	Part A
SMS Card Con- tact Lubricant	IBM 6072430	Insures low contact resistance and reduces wear of the gold-plated SMS card contact surfaces.	Part B
SMS Card Extender	IBM 6072431	Allows access to the components and wiring of an SMS card while the card is connected into the system	Part C
SMS Card Socket Terminal Extractor	IBM 6072432	Used to remove SMS card socket terminals (contacts).	Part D
Soldering Handle	Hexacon P25	Handle for soldering tip.	Part X
Soldering Tip	Hexacon HT248D	Used to remove or install SMS card socket terminals that are soldered to a printed circuit overlay or a voltage chain.	Part F
Hand Wire-Wrap Tool	IBM 6072438	A manual, squeeze-type wire-wrap tool used to wire-wrap SMS card socket terminals.	Part G
Wrapping Bit-22	Keller A-18632	Used with hand wire-wrap tool to wrap AWG22 wire.	Part H
Wrapping Bit-20	Keller A-18633	Used with hand wire-wrap tool to wrap AWG20 wire.	Part I
Wrapping Bit-24	Keller A-26232	Used with hand wire-wrap tool to wrap AWG24 wire.	Part J
Wrapping Bit-26	Keller A-27611	Used with hand wire-wrap tool to wrap AWG26 wire.	Part K
Sleeve - 26	Keller A-17611-2	Used with hand wire-wrap tool to wrap AWG24-26 wire.	Part L
Sleeve - 22, 24	Keller A-18840	Used with hand wire-wrap tool to wrap AWG22 wire.	Part M
Sleeve - 20	Keller A-18285	Used with hand wire-wrap tool to wrap AWG20 wire.	Part N

Figure 4-2. List of Recommended Special Tools (Sheet 1 of 3)

,			<u></u>
<u>Na</u> me	Vendor Part No.	Application	Illustration Figure 4-3
Unwrap Tool	IBM 6072437	Used to unwrap both right and left-hand wraps.	Part O
Crimping Tool Kit	Bendix 11-7295	Used to crimp size 12, 16 and 20 type connector contacts.	Part P
Insertion Tool	Bendix 11-6781- 16	Used to insert size 16 contacts in Bendix type connectors.	Part Q
Insertion Tool	Bendix 11-8107- 20	Used to insert size 20 contacts in Bendix type connectors.	Part R
Contact Remov- ing Tool Kit	Bendix 11-6900	Used to remove size 16 and 20 contacts in Bendix type connectors	Part S
Spanner Wrench	Bendix 11-3544	Used on Bendix type connector spanner nuts.	Part T
Connector Pliers	Bendix 6147-1	Used to hold knurled or serrated surfaces on Bendix type connectors	Part U
Crimping Tool	AMP 59501	Used to crimp AWG22-24 solid or stranded wire.	Part V
Crimping Tool	Berg HT-3-20	Used to crimp AWG20 solid or stranded wire to a slip-on terminal	Part W
Crimping Tool	Berg HT-3-22	Used to crimp AWG22 solid or stranded wire to a slip-on terminal.	Part X
Crimping Tool	Berg HT-3-24	Used to crimp AWG24 solid or stranded wire to a slip-on terminal.	Part Y
Attenuator Probe	Tektronix P-6017	General purpose probe with nine- foot cable terminating at a UHF connector.	Part Z
Current Probe	Tektronix P-6016	Special purpose probe used when monitoring current characteristics.	Part AA
Passive Termination	Tektronix 011- 028	Used with the current probe when monitoring current characteristics.	Part AB

Figure 4-2. List of Recommended Special Tools (Sheet 2)

Name	Vendor Part No.	Application	Illustration Figure 4-3
Tool Case	IBM 6445032	Used for carrying and storing tools.	Part AC
Intercase	IBM 6445698	Used for carrying tools.	Part AD


Figure 4-2. List of Recommended Special Tools (Sheet 3)



Part A. SMS Card Puller



Part B. SMS Card Contact Lubricant



Part C. SMS Card Extender



Part D. SMS Card Socket Terminal Extractor



Part E. Soldering Handle



Part F. Soldering Tip

Figure 4-3. Recommended Special Tools (Sheet 1 of 5)





Part G. Hand Wire-Wrap Tool

Part H. Wrapping Bit - 22





Part I. Wrapping Bit - 20

Part J. Wrapping Bit - 24





Part K. Wrapping Bit - 26

Part L. Sleeve - 26

Figure 4-3. Recommended Special Tools (Sheet 2)






Part M. Sleeve - 22, 24

Part N. Sleeve - 20






回

Part O. Unwrap Tool

Part P. Crimping Tool Kit





Part Q. Insertion Tool

Part R. Insertion Tool

Figure 4-3. Recommended Special Tools (Sheet 3)





Part S. Contact Removing Tool Kit


Part T. Spanner Wrench






Part U. Connector Pliers

Part V. Crimping Tool






Part W. Crimping Tool

Part X. Crimping Tool

Figure 4-3. Recommended Special Tools (Sheet 4)

III-4-8



Part Y. Crimping Tool



Part Z. Attenuator Probe



Part AA. Current Probe



Part AB. Passive Termination



Part AC. Tool Case



Part AD. Intercase

Figure 4-3. Recommended Special Tools (Sheet 5)

SECTION V

PREPARATION FOR USE, STORAGE AND SHIPMENT

- 5-1. PREPARATION FOR USE.
- 5-2. UNPACKING.
- 5-3. The LVDCME is not packed for shipment. No unpacking is necessary.
- 5-4. ASSEMBLY.
- 5-5. The LVDCME is assembled before shipment. No assembling is necessary.
- 5-6. INSPECTION.
- 5-7. The LVDCME should be inspected for evidence of damage during shipment. Loose cables in the shipment should be checked against the following list:

IBM Part No.	IBM Part No.	IBM Part No.
6900035	6900056	6900073
6900052	6900057	6900085
6900053	6900058	6900086
6900054	6900059	6900087
6900055		6900088

- 5-8. INSTALLATION.
- 5-9. Refer to Volume I for installation instructions.
- 5-10. TESTS.
- 5-11. Before using the LVDCME to test a Computer, perform all calibration checks as described in Section VII.
- 5-12. PREPARATION FOR STORAGE.
- 5-13. Prepare the LVDCME for storage as follows:
- a. Close all hinged panels and card gates.
- b. Install connector dust caps on all connectors.
- c. Cover LVDCME with dust cover.
- d. Inventory cable assemblies as described in paragraph 5-7, then store cables in a carton near the electronic console.
- 5-14. PREPARATION FOR SHIPMENT.
- 5-15. Prepare the LVDCME for shipment as described in steps a, b, and c of paragraph 5-13.

SECTION VI

PREVENTIVE MAINTENANCE

- 6-1. INSPECTION.
- 6-2. DAILY INSPECTION.
- 6-3. There is no recommended daily inspection schedule for the LVDCME. However, if during daily use of the LVDCME exterior damage, obstruction to air flow, or deterioration or discoloration of panel markings is noted, repair the fault as described in Section IX.
- 6-3. PERIODIC MAINTENANCE.
- 6-4. Figures 6-1 through 6-4 prescribe the preventive maintenance schedule for the LVDCME. Due to the SMS card design of the LVDCME, preventive maintenance, except for the commercial assemblies, is held at a minimum. Figures 6-1 through 6-4 list the items to be inspected, the location of the item, the frequency at which the item shall be inspected, and the method of inspection and/or maintenance. Commercial manuals are referenced in these figures. Reference should be made to the list of related manuals for the complete title of the referenced manual.

ASSEMBLY LVDCME (6902000) General PREVENTIVE MAINTENANCE SCHEDULE						
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Furnace Type Filters	Bottom of Frames 01 and 02.	Monthly	Check for cleanliness.			Replace if deemed necessary.
Muffin Fans	Bottom of each gate assembly in and on top front of Frames 01 and 02.	Monthly	Check for any obvious faults such as noisy operation, wear, cleanliness, etc.			Clean or replace if deemed necessary.

Figure 6-1. LVDCME General Preventive Maintenance

	Trygon Power Supplies (See MANUAL Trygon Instruct			PREVEN	•	
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Fan Motor	See pictorial representation of the inside of a supply in the back of the reference manual.	Monthly			Oil motor shaft at tubes on each end of motor. Use a light oil.	

The above preventive maintenance applies to the following assemblies:

- 1. Power Supply 01A8 (Trygon Model M15-10-0V)
- 2. Power Supply 02A4 (Trygon Model M36-5-0V)
- 3. Power Supply 02A5 (Trygon Model M15-5-0V)
- 4. Power Supply 02A9 (Trygon Model M15-10-0V)
- 5. Power Supply 02A10 (Trygon Model M15-5-0V)

Figure 6-2. Power Supplies (Trygon) Preventive Maintenance

ASSEMBLY Tap REFERENCE MA	e Reader 6901110 (Rheen ANUAL Rheem TRM-300	m Electronics M SE	odel RR1002-B-333, P/N 1	02300)	PREVENTIV	/E MĄIŅ	TENANCE SCHED	ULE
ITEM	LOCATION	FREQUENCY	OBSERVE		CLEAN	Ŀ	UBRICATE	NOTE
Photocell Block	Front panel (See figure 4-7, page 19, No. 10 of reference manual).	Semi-weekly	Check for cleanliness of glass slide, covering th aperture plate.		Use stiff bristle brush for general cleaning. Use a cotton swab and water, if necessary to remove foreign matter.		•	
Focusing Lens	Front panel (See figure 4-3, page 13, of reference manual).	Semi-weekly	Check for cleanliness.		Use same materials as above for any necessary cleaning.	7	. ,	
Jam and Drive Rollers	Front panel (See figure 4-1, page 12, of reference manual).	Semi-weekly	Check for wear or indent tions on roller surfaces		If necessary, clean by abrading surfaces with a soft eraser of the "Pink Pearl" type.	1	· ·	
Brake Shoes	Front panel (See figure 4-7, page 19, No. 4, of reference manual).	Semi-monthly	Check for accumulation of foreign matter that mighten tend to reduce braking force.		Clean with stiff bristle brush.	7 (All 18) 1 (All		
Power Supply Voltages	See figures 4-5 and 4-6, pages 17 and 18, of reference manual for location of components and terminals listed under the "observe" column.	Monthly	Check and record all volt listed below with the sa voltmeter. Use the sar voltmeter for each mon test. A change in voltamay be indicative of a gradual component failu A period of about 30 mi should be allowed for wup before the readings a taken. All voltage read should be ±5%.	me me thly ge are. nutes arm are				
			-10V F3, terminal 2	TO TP1 TP1 TP1				
Belt	See figure 4-6, page 18, No. 2, of reference manual.	Monthly	Check for wear or fraying the belt which might cau slippage or an eventual break.					Replace if deemed necessary.

Figure 6-3. Tape Reader Assembly (01A3) Preventive Maintenance (Sheet 1 of 2)

	ASSEMBLY Tape Reader 6901110 (Rheem Electronics Model RR1002-B-333, P/N 102300 REFERENCE MANUAL Rheem TRM-306E				IVE MAINTENANCE SCHEI	DULE
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Lamp	See figure 4-3, page 13, of reference manual.	*18 Months		·		Replace lamp and go through necessary adjustments and calibration as outlined in Sections 4.2.2, page 11, and 4.2.3, page 14, of reference manual.
Symmetry of Track Output	See figure 4-5, page 17, of reference manual for location of test points listed under the "Note" column.	When lamp above is re- placed or a tape material changes.				Check the output of test points 1 and 2 for 45% on time (refer to Section 4.2.3 on Symmetry Adjustment in reference manual).

^{*}This frequency is good only if the estimated reader on-time per week is ≤ 10 hours. If the reader on time per week (t) is estimated to be > 10 hours, use the following formula to establish a different frequency:

frequency (in weeks) = $\frac{4,060}{t+42}$

Figure 6-3. Tape Reader Assembly (01A3) Preventive Maintenance (Sheet 2)

ASSEMBLY Tape Spooler 6901120 (Rheem Electronics Model RS500A, P/N 102301) PREVENTIVE MAINTENANCE SCHEDULE REFERENCE MANUAL Rheem TSM-306A **ITEM** FREQUENCY OBSERVE CLEAN LOCATION LUBRICATE NOTE See "Note" column first. Warner Brake See figure 4-7, page Monthly See "Note" column first. See ''Note'' column Remove the collar from 20, of reference Then inspect the brake Then clean the brake first. Then coat both the rear of each motor manual. lining and replace when exshaft, and slide the lining. the brake disk and cessively worn. brake disk off. lining with a mixture of Molykote Type Z and one or two drops of light machine oil. Relay K1 Volt-See figure 4-2, page Monthly Check the voltage across 15, of reference age the coil of Relay K1 in manual. its operated state (refer to Section 4.2.3 on Relay Voltage Calibration in the reference manual). Tension of the See figure 4-5, page Quarterly Check the force on the 18, No. 19, of Tape Sensing Tape Sensing Arm at reference manual. the end of the arm (refer Armto Section 4.2.1, page 12, on Adjustment of Tape Sensing Arm Tension in reference manual). See figure 4-2, page Gear in Drive Semi-Yearly Apply one or two drops Motor, M1 of 80 weight cling 15, of reference manual. oil to each gear. Spring in Reel Semi-Yearly Place a small amount Retainer of lubricant between Housing the chambered section of the knob and the two locking pins: A small amount of light grade oil is also required on the inside surface of the knob.

Figure 6-4. Tape Spooler Assembly (01A4) Preventive Maintenance

SECTION VII

CALIBRATION

7-1. GENERAL:

- 7-2. This section contains the calibration procedure for the LVDCME. The calibration procedure consists of (1) power checks and necessary adjustments, and (2) logic checks and necessary adjustments. The logic checks consist of manual and automatic (programmed) checks.
- 7-3. The calibration procedure shall be performed monthly. The procedure may be performed at any time for trouble isolation.
- 7-4. The procedure is presented in such a manner that the entire procedure may be performed in the sequence given, or any one check may be performed by itself.
- 7-5. The special test equipment specified in the procedure is listed in figure 4-1. The special test equipment shall be calibrated prior to use in accordance with the appropriate commercial manual.
- 7-6. If a failure occurs as evidenced by indications other than the normal indications listed, refer to the adjustment procedure where applicable or to trouble isolation in Section VIII.
- 7-7. The following abbreviations are used in the PANEL column of the figures containing the procedures:

Abbreviation	<u>Definition</u>
PC	POWER CONTROL panel
TRMC	TAPE READER AND MODE CONTROL panel
MLDD	MEMORY LOAD AND DATA DISPLAY panel
IE	INTERFACE EXERCISER panel
01A	Right-hand console, upper half
01B	Right-hand console, lower half
02A	Left-hand console, upper half
02B	Left-hand console, lower half

Cable Part Number	From	То
6900052	02A3J22	02A3J20
6900053	J18	J17
6900054	J15	J16
	J19	
6900055	J14	J13
6900056	J05	J08
6900057	J06	J09
6900058	J07	J10
6900059	J11	J12
6900073	\perp J21	⊥ _{J23}
6900085	01011J32	01A11J25
6900086	J31	J26
6900087	⊥ ₁₃₀	J27
*6900075	·	⊥ J29
* 6900075 is a jumper plu	g	

Figure 7-1. LVDCME Self-Check Cable Interconnections

7-8. SELF-CHECK CABLE CONNECTIONS.

7-9. The self-check cables shall be connected as listed in figure 7-1 prior to starting the calibration procedure.

7-10. POWER CHECKS.

7-11. PRIMARY POWER CHECKS.

- 7-12. The LVDCME primary power checks substantiate the following:
- 1. AC power circuits are functioning properly.
- 2. Interlocks listed in figure 7-2 are functioning properly.
- 3. Cooling fans are operational.
- 4. Power is applied to the ACME (LVDCME), COMP (computer), and MS (module switching) power supplies.

- 7-13. The LVDCME primary power checks are listed sequentially in figure 7-3.
- 7-14. SECONDARY POWER CHECKS.
- 7-15. The LVDCME secondary power checks substantiate the following:
- 1. LVDCME DC power is properly adjusted.
- 2. Correct power on sequencing is accomplished.
- 3. All panel lamps are operational.
- 7-16. The secondary power checks are listed sequentially in figure 7-4. If any of the measured values are not within the indicated limits, perform the corresponding adjustments in figure 7-19. After an adjustment is performed continue with the next step in figure 7-4.
- 7-17. COMPUTER POWER CHECKS.
- 7-18. The computer power checks substantiate that the voltages applied to the computer are adjusted properly and are applied in the correct sequence. Verification is also made that the loss of any computer voltage or the loss of ACME power will cause computer power to be cycled off.
- 7-19. The computer power checks are listed sequentially in figure 7-5. If any of the measured values are not within the indicated limits, perform the corresponding adjustments in figure 7-20. After an adjustment is performed continue with the next step in figure 7-5.

7-20. LOGIC CHECKS.

- 7-21. If the calibration is being started here, or if only one group of the logic checks is being performed and power is not on, perform the following steps:
- 1. Verify that all interlock switches are closed, the EMERGENCY PULL switch is reset (pushed-in), and that all circuit breakers located in end panel 01B11 are ON.
- 2. Verify that all AC ON and ON switches on the power supplies located at the rear of the LVDCME are at ON position.
- 3. Press and release MAIN POWER-POWER ON pushbutton/lamp (POWER CONTROL panel) and allow 15 minutes minimum for power supply warm-up. Note that MAIN POWER-POWER ON lamp lights; ϕA , ϕB , ϕC and FAN lamps light; MAIN POWER-POWER OFF lamp goes out; COMP POWER-SEQ OFF lamp lights; and ACME POWER-SEQ OFF lamp lights.
- 4. Press, hold (five seconds), and release ACME POWER-SEQ ON pushbutton/lamp. Note that ACME POWER-SEQ OFF lamp goes out and ACME POWER-SEQ ON lamp lights after a noticeable delay.
- 5. Press and release COMP POWER-SEQ ON pushbutton/lamp. Note that COMP POWER-SEQ OFF lamp goes out and COMP POWER-SEQ ON lamp lights after approximately 3 seconds delay.

7-22. The LVDCME must be initialized to insure that certain predetermined conditions exist prior to performing each group of the logic checks. The initialization procedure is contained in figure 7-6.

7-23. TAPE READER REGISTER CHECKS.

- 7-24. The tape reader register checks substantiate that the tape reader register can be loaded properly in the MANUAL mode. The tape reader register checks are listed sequentially in figure 7-7.
- 7-25. Each time a pushbutton/lamp is pressed in making a manual selection in the tape reader register, the TIMING TRCP lamp (IE panel) lights, and then goes out when the pushbutton/lamp is released. With each manual selection, if the sum total of lamps lit does not equal an odd number, the SERIALIZER-ACME PARITY BIT lamp shall light.

7-26. TAPE READER CLOCK AND CONTROL CHECKS.

- 7-27. The tape reader clock and control checks substantiate that the tape reader timing and the tape reader control circuits are functioning properly. The tape reader clock and control checks are listed sequentially in figure 7-8.
- 7-28. If any of the indicated results cannot be obtained, perform the tape reader clock adjustments in figure 7-21. After the adjustments are performed repeat the checks contained in figure 7-8.

7-29. AUTOMATIC SELF-CHECK AND TAPE READER CONTROLS CHECKS.

- 7-30. Automatic self-check and tape reader controls checks are accomplished by running the self-check tape. Successful running of the self-check tape substantiates that approximately 85% of the LVDCME logic circuits are functioning properly. The procedure for running the self-check tape is listed in figure 7-9. A listing of the contents of the self-check tape is contained in figure 7-26.
- 7-31. In the event of a failure, a detailed listing of the tape word instructions performed is contained in figure 7-27. Definitions of the instruction and operation codes used in figure 7-27 are contained in figure 7-28.

7-32. LVDCME SELF-CHECK TIMING CHECKS.

- 7-33. The LVDCME self-check timing checks substantiate that the self-check timing circuits are functioning properly. The LVDCME self-check timing checks are listed sequentially in figure 7-10.
- 7-34. If any of the indicated results cannot be obtained, perform the LVDCME self-check timing adjustments contained in figure 7-22. After the adjustments are performed repeat the checks contained in figure 7-10.

7-35. MEMORY TIMING CHECKS.

7-36. The memory timing checks substantiate that the memory timing marginal check circuits are functioning properly. The memory timing checks are listed sequentially in figure 7-11.

7-37. COMPUTER TEMPERATURE SENSING CHECKS.

- 7-38. The computer temperature sensing checks substantiate that computer power is cycled off if any of the computer temperature sensing circuits are activated. The computer temperature sensing checks are listed sequentially in figure 7-12.
- 7-39. If any of the indicated results cannot be obtained, perform the computer temperature sensing adjustments contained in figure 7-23. After the adjustments are performed repeat the checks contained in figure 7-12.

7-40. CHANNEL-MODULE SWITCHING CHECKS.

7-41. The channel-module switching checks substantiate that the channel and module switching feature of the LVDCME is functioning properly. The channel-module switching checks are listed sequentially in figure 7-13.

7-42. SINGLE-STEP CHECKS.

7-43. The single-step checks substantiate that the single-step feature of the LVDCME is functioning properly. The single-step checks are listed sequentially in figure 7-14.

7-44. PAST HISTORY MODE CHECKS.

- 7-45. The past history mode checks substantiate that the history storage feature of the LVDCME is functioning properly. The past history mode checks are listed sequentially in figure 7-15.
- 7-46. If any of the indicated results cannot be obtained, perform delay lines 1, 2, and 3 adjustments contained in figure 7-24. After the adjustments are performed repeat the checks contained in figure 7-15.

7-47. DATA REGISTER CHECKS.

7-48. The data register checks substantiate that the data registers can be loaded properly. The data register checks are listed sequentially in figure 7-16.


7-49. HALT CHECKS.


- 7-50. The halt checks substantiate that the halt feature of the LVDCME is functioning properly. The halt checks are listed sequentially in figure 7-17.
- 7-51. If any of the indicated results cannot be obtained perform the halt adjustments listed in figure 7-25. After the adjustments are performed repeat the checks contained in figure 7-17.

7-52. INTERRUPT CHECKS.

7-53. The interrupt checks substantiate that the LVDCME interrupt circuits are functioning properly. The interrupt checks are listed sequentially in figure 7-18.

III-7-5





REAR VIEW

LEFT END VIEW

FRONT VIEW

Figure 7-2. LVDCME Interlocks Locations

III-7-6

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO.						
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
10	02A3 &	Verify that all self check cables				
	9020	are installed except J29 on Panel				
		9020 install jumper plug	Installed			
20	01B5	Connect 3 phase AC power to the	1			
	ì	unit				
30	01B11	Remove end panel 01B11	į l			
31	01B11	Verify/Set all circuit breakers	ON			
32	01B11	Record Elapsed Time (ETI)	Elapsed Time			
33	01 B 11	Install End Panel 01B11				
40	PC	Press EMERGENCY PULL switch	1	-		
	l	to the reset (in) position	<u> </u>			
50	PC	POWER OFF Lamp	ON			
51	01B11	Remove End Panel 01B11	į			
60.	PC	POWER OFF Lamp	OFF			
70	01B11	Install End Panel 01B11				
80	PC	POWER OFF Lamp	ON			
90	MLDD	Open Door 02All MLDD		· ·		
100	PC	POWER OFF Lamp	OFF			
110	MLDD	Close Door 02All MLDD				
120	PC	POWER OFF Lamp	ON			
130	IE	Open Door 02All IE				
140	PC	POWER OFF Lamp	OFF			
150	1E	Close Door 02All IE				
160	PC	POWER OFF Lamp	ON			
170	OZA11	Remove End Panel 02A11		İ		
180	PC	POWER OFF Lamp	OFF] 		
190	02A11	Install End Panel 02All		ł		
200	PC	POWER OFF Lamp	ON			
210	TR	Open Tape Spooler Drawer 01A11	\			
220	PC	POWER OFF Lamp	OFF			
230	TR	Close Tape Spooler Drawer	1	1		
240	PC	POWER OFF Lamp	ON			
250	01 A 11	Remove End Panel 01A11		<u> </u>		
260	PC	POWER OFF Lamp	OFF			
270	01A11	Install End Panel 01:A11		• •		
280	PC	POWER OFF Lamp	ON			
290	PC	Open Power Control door 01A11		1		
300	PC	POWER OFF LAMP	OFF]		
310	PC	Close Power Control Door	1	1		
320	PC	POWER OFF Lamp	ON			
330	02B11	Remove End Panel 02B11		ł		
340	PC	POWER OFF Lamp	OFF	<u></u>		

Figure 7-3. Primary Power Checks (Sheet 1 of 3)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
350 360 370	02B11 PC 02A08	Install End Panel 02B11 POWER OFF Lamp Open Computer Power Sequence Relay Gate	ON		
				,	
			,		
ABC	DEFG	HIJKLMNOPQR PAGE	OF PAGES NI	JMBER 385-9414	

Figure 7-3. Primary Power Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-					
UNIT !	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPE RATION	NORMAL INDICATION	DATA	
380	ьС	POWER OFF lamp	OFF		
390	02A08	Close Computer Power Seq. Relay			
400	1)(Gate POWER OFF lamp	ОИ		
400 410	PC PC	Pull EMERGENCY PULL switch	(,)10		
420	PC	POWER OFF lamp	OFF		
£30	PC	Press EMERGENCY PULL switch			
440	PC	POWER OFF lamp	ON		
450	PC	Press and release POWER ON	022		
460 470	PC PC	POWER OFF lamp POWER ON lamp	OFF ON		
480	PC	Phase A. B. C and FAN lamps	ON ON		
490	PC	COMP POWER SEQ OFF lamp	ON		
500	PC	ACME Power Seq. Off lamp	ON		
510	PC	Press and release POWER OFF			
520	PC	All lamps except POWER OFF lamp	OFF	<u>L</u>	
	<u> </u>				
				•	
				1	
	İ				
	ł			ţ	
				1	
	Ì				
	<u> </u>				
				ł	
	1			Ì	
-	1			1	
			·	1	
				1	
•				Į.	
				ļ	
				<u> </u>	
ABIC	DEF	HIJKLMNOPQR PAGE O	F PAGES N	UMBER	
V T			A- 6-	1-385-9414	

Figure 7-3. Primary Power Checks (Sheet 3)

UNIT N	AME:	LVOC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		If any of the following measured		,
Note		values do not conform to values in		
		the Normal Indication column, make		
		correpsonding adjustments in Para.	ı	
		2.1 in the Adjustment Procedure		
'		return to the next step in this pro-	i	
	·	cedure.	ŧ	
10	PC :	Press and release POWER ON		:
20	PC	POWER ON lamp	ON	
30	PC	POWER OFF lamp	OFF	
40	PC	Phase A. B. C. and Fan lamps	ON	
50	;	Verify 15 minute warm-up ACME		
	1	and COMPUTER DC voltages are		
÷	1	measured using a Diff. DC voltmeter	3/ 17 4	
60	PC	Measure and record voltage occused	-26.47 to -26.53 VDC	
70	PC	-26.5 V DC and GND	+11.98 to	
70	PC	Measure and record voltage between +12 VDC and GND	+12.05 VDC	
80	PC ·	Measure and record voltage between	-11.98 to	
00	1 -	-12 VDC and GND	-12.10 VDC	
90	PC	Measure and record voltage between	-5.99 to	}
· ·		-6 VDC and GND	-6.05 VDC	
100	PC	Press (hold 5 seconds) and release		
	1	ACME POWER SEQ ON		1
110	PC	ACME POWER SEQ OFF lamp	OFF	
120	PC	ACME POWER SEQ ON lamp (delayed) ON	
NOTE		Press and release LAMP TEST on		
		MLDD. IE. or TRMC if ON		į
130	1	All LAMP TEST lamps:	OFF	
140	TRMC	PWR ON lamp (press and release if		
		ON)	OFF	
150	PC	COMPUTER TEMP NORMAL lamp	ON	
160 170	01B3 01B3	Open gate 01B3 Measure and record voltage at gate	-11.82 to	
1,0	[0, 0, ,	01B3 between TB1-7 and TB1-2 (gnd)	-12.12 VDC	l
180	01B3	Measure and record voltage at gate	-5.88 to	
10	1	01B3 between TB1-6 and TB1-2(gnd)	-6.065 VDC	I
190	01B3	Measure and record voltage at gate	+11.92 to	
		01B3 between TB1-4 and TB1-2 (gnd)	+12.07 VDC	1
	•	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	1			
Alolo	la le le le	HIJKLMNOPQR PAGE O	F PAGES N	UMBER

Figure 7-4. Secondary Power Checks (Sheet 1 of 2)

INIT	IAME: L	DC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
200	01B3	Close gate 01B3		
210	01B8	Open gate 01B8		
220	01B8	Measure and record voltage at gate	-25.69 to	j
	§ i	01B8 TB-IE to TB2-1A	-26.53 VDC	
230	01B8	Close gate 01B8		
240	MLDD	Press and release LAMP TEST		
250	MLDD	All lamps in the Instruction Address		
		and Data Address areas	ON	
260	Œ	Press and release LAMP TEST		
270	MLDD	All lamps on MLDD panel	ON	ł
280	ΙE	All lamps on IE panel except ERRO	ķ.	
	ł į	RESET, PIO REPEAT and RESET.	ON	·
290	TRMC	Press and release LAMP TEST		
300	TRMC	All lamps on TRMC panel except		
		ERROR DEVICES TEST	ON	
310	PC	All lamps on PC panel	· ON	
320	MLDD	Press and release LAMP TEST	. ·	
330	TRMC	Press and release LAMP TEST	·	1
340	Œ.	Press and release LAMP TEST	1	1
350	PC	Press and release ACME POWER	ļ	
		SEQ OFF	i .	1
360	PC	ACME POWER SEQ ON lamp	OFF	
370	PC	ACME POWER SEQ OFF lamp	ON	
380	01 A9	Open gate 01A9	1	1
390	01 A 9	Remove relay K 17	1	
400	PC	Press (hold 5 seconds) and release	· .	1
	1	ACME POWER SEQ ON		
410	PC	ACMÉ POWER SEQ ON lamp	OFF	
4 20	PC	ACME POWER SEQ OFF lamp	OFF	
450	TRMC	Press and release LAMP TEST	ļ	1
440	PC	ACME POWER SEQ ON lamp	ON	
450 460	TRMC	Press and release LAMP TEST		1
460	PC	Press and release ACME POWER		l
470	l _{DC}	SEQ OFF		I
470	PC	ACME POWER SEQ OFF lamp	ÓN	<u> </u>
480	01A9 .	Replace relay K 17		1
490	01A9	Close 01A9 gate	}	1
	1		i	1
	1	· ·		1
				Į.
		reconstruction of the second		<u> </u>
-	J	HIJKUMNOPORPAGE	eleverel N	UMBER

Figure 7-4. Secondary Power Checks (Sheet 2)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000					
	ay to t		NORMAL		
STEP	PANEL	OPERATION	INDICATION	DATA	
NOTE		If any of the following measured			
NOIL		values do not conform to value in the	-		
		Normal Indication column, make			
•		corresponding adjustments in Para.			
		2.2 in the Adjustment Procedure and		·	
	!	return to the next step in this pro-			
		cedure			
10	PC	Measure and record voltage between	+19.985 to	,	
		+20 VDC and RET	+20.015VD		
20 -	PC	Measure and record voltage between	+11.99 to		
		+12 VDC and RET	+12.01 VDC	· ·	
30	PC	Measure and record voltage between	+5:99 to		
		+ 6 VDC and RET	+6.01 VDC	,	
40	PC	Measure and record voltage between	-2.995 to	•	
		-3 VDC and RET	-3.005 VDC		
50	PC	Measure and record voltage between	+11.99 to		
		+ 12 MS and RET	+12.01 VDC		
60	PC '	Measure and record voltage between	+6.005 to		
		+6 MS and RET	+6.025 VDC		
70	PC	Press (hold 5 seconds) and release			
	I	ACME POWER SEQ ON			
80	PC	ACME POWER SEQ OFF lamp	OFF		
90	PC	ACME POWER SEQ ON lamp (de-		· ·	
100	nc	layed)	ON	· · · · · · · · · · · · · · · · · · ·	
100	PC	Press and release COMPUTER			
110	PC ·	POWER SEQ ON	OFF		
120	PC PC	COMPUTER POWER SEQ OFF lamp COMPUTER POWER SEQ ON lamp	OFF		
120	FC	(delayed)	ON	,	
130	02A3	Disconnect self check cable 02A3J8	1 0.		
140	PC	COMPUTER POWER SEQ ON lamp	OFF	1	
150	02A3	Reconnect 02A3J8	ł ~	}	
160	PC	Press and release COMPUTER		\$	
	1	POWER SEQ ON	1	ł	
170	PC	COMPUTER POWER SEQ ON lamp	ON		
180	02A3	Disconnect self check cable 02A3J9			
190	PC	COMPUTER POWER SEQ ON lamp	OFF	Ī	
200	02A3	Reconnect cable 02A3J9		1	
210	PC	Press and release COMPUTER	ł	1	
	1	POWER SEQ ON	1	I .	
220	PC	COMPUTER POWER SEQ ON lamp	ON		
	1		1		

Figure 7-5. Computer Power Checks (Sheet 1 of 4)

		LVDC MANUAL EXERCISER	UNIT NO. 6902000	
STEP	PANEL	OPERAT ION	NORMAL INDICATION	DATA
230	- 02A3	Disconnect self check cable 02A3J10		
240	PC	COMPUTER POWER SEQ ON lamp	OFF	
250	02A3	Reconnect cable 02A3J10		
260	PC	Press and release COMPUTER		
		POWER SEQ ON		
270	PC	COMPUTER POWER SEQ ON lamp	ON	
280	02A3	Disconnect self check cable 02A3J12		
290	PC	COMPUTER POWER SEQ ON lamp	OFF	<u> </u>
300	02A3	Reconnect cable 02A3J12		
310	PÇ	Press and release COMPUTER		
-		POWER SEQ ON		ĺ
320	PC	COMPUTER POWER SEQ ON lamp	ON	
330	02A3	Disconnect self check cable 02A3J13		
340	PC	COMPUTER POWER SEQ ON lamp	OFF	
350	02 A3	Reconnect cable 02A3J13		
355	PC	Press and release COMPUTER		i
	1	POWER SEQ ON		i
360	PC	COMPUTER POWER SEQ ON lamp	ON	<u> </u>
370	02A3	Disconnect self check cable 02A3J16	ł	
380	PC	COMPUTER POWER SEQ ON lamp	OFF	
390	02A3	Reconnect cable 02A3J16	,	
400	PC	Press and release COMPUTER		ł
	1	POWER SEQ ON	1	l
410	PC	COMPUTER POWER SEQ ON lamp	ON	
420	02A3	Disconnect self check cable 02A3J17		
430	PC	COMPUTER POWER SEQ ON lamp	OFF	
440	02A3	Reconnect cable 02A3J17	İ	
4 50	PC .	Press and release COMPUTER		•
	1	POWER SEQ ON	1	1
460	PC	COMPUTER POWER SEQ ON lamp	ON	
470	02A3	Disconnect self check cable 02A3J20	1	
480	PC	COMPUTER POWER SEQ ON lamp	OFF	
490	02A3	Reconnect cable 02A3J20		
500	PC	Press and release COMPUTER		ł
	•	POWER SEQ ON		1
510	PC	COMPUTER POWER SEQ ON lamp	ON	1_
520	PC	Measure and record voltage between	-2.95 to	
	1	TP20 and TP36 (Ret)	-3.01 VDC	1
	I			1
	·]		1	1
	1		ł	I
	1			1
		HIJKLMMOPOR PACE	COACTO! N	

Figure 7-5. Computer Power Checks (Sheet 2)

UNIT, N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
	5 .			
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
530	PC	Measure and record voltage between	-2.97 to	
540	PC	TP 21 and TP 36 (Ret)	-3.00 VDC -2.965 to	
3 4 €U	PC	Measure and record voltage between TP 22 and TP 36 (Ret)	-3.05 VDC	
550	PC	Measure and record voltage between	+5.94 to	
		TP 23 and TP 36 (Ret)	+6.00 VDC	
560	PC	Measure and record voltage between	+5.94 to	
570	PC	TP 24 and TP 36 (ret) Measure and record voltage between	+6.00 VDC +5.98 to	
570	PC.	TP 25 and TP 36 (Ret)	+6:05 VDC	
580	PC	Measure and record voltage between	+11.94 to	
•	1	TP 26 and TP 36 (Ret)	+12.00 VDC	
590	PC	Measure and record voltage between	+11.955 to	
		TP 27 and TP 36 (Ret)	+12.05 VDC	
600	PC	Measure and record voltage between	+11.95 to	
610	PC	TP 28 and TP 36 (Ret) Measure and record voltage between	+12 05 VDC	
010	PC	TP 29 and TP 36 (Ret)	+19.98 to +20.09 VDC	
620	PC	Measure and record voltage between	+19.90 to	
		TP 30 and TP 36 (Ret)	+20.01 VDC	
630	PC	Measure and record voltage between	+19.90 to	
		TP 31 and TP 36 (Ret)	+20.01 VDC	
640	PC	Measure and record voltage between	+19.87 to	
650	PC	TP 32 and TP 36 (Ret) Measure and record voltage between	+19.99 VDC +19.87	
050	1	TP 33 and TP 36 (Ret)	+19.99 VDC	
660	02A	OPEN access panel to Computer		
	ļ · · · · ·	Power Supplies		
670	02A7	Record - 3V current	3.0 to 3.8A	
680	02A6	Record - 6V current	10 to 12A	
690	02A5	Record - 12V current Record +20 V current	1.4 to 1.8A	
700 EXP	02A4	Power Supply Interlock Check	0.9 to 1.2A	-
710	02A7	Turn Power (toggle) switch to OFF		
		on -3V Computer Supply		.
720	PC	COMPUTER POWER SEQ ON lamp	OFF	<u></u>
730	02A7	Turn Power (toggle) switch to ON on		
		-3V Computer Supply		1
			·	1.
>	I	·	·	<u> </u>
115	Tale les	HIJKLMNOPORPAGEO	BARES N	UMBER

Figure 7-5. Computer Power Checks (Sheet 3)

Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +6V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply COMPUTER POWER SEQ ON	N lamp ON OFF N lamp OFF O ON on ER N lamp ON OFF or N lamp OFF O ON on ER	
POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +6V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to 12 on +20 V Computer Supply	N lamp ON OFF N lamp OFF O ON on ER N lamp ON OFF or N lamp OFF O ON on ER	
COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +6V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	o OFF N lamp OFF O ON on ER N lamp ON O OFF or N lamp OFF O ON on ER	
Turn Power (toggle) switch to on +6V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to n +20V Computer Supply	o OFF N lamp OFF O ON on ER N lamp ON O OFF or N lamp OFF O ON on ER	
on +6V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to n +20V Computer Supply	N lamp OFF O ON on ER N lamp ON O OFF or N lamp OFF O ON on ER	
COMPUTER POWER SEQ ON Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to n +20V Computer Supply	o ON on ER N lamp ON o OFF or N lamp OFF o ON on ER	
Turn Power (toggle) switch to +6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTER POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to n +20V Computer Supply	o ON on ER N lamp ON o OFF or N lamp OFF o ON on ER	
+6V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	ER N lamp ON O OFF or N lamp OFF O ON on ER	
Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	N lamp ON O OFF or N lamp OFF O ON on ER	
POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	N lamp ON O OFF or N lamp OFF O ON on ER	
COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	o OFF or N lamp OFF O ON on ER N lamp ON	
Turn Power (toggle) switch to +12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	o OFF or N lamp OFF O ON on ER N lamp ON	
+12V Computer Supply COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	N lamp OFF O ON on ER N lamp ON	
COMPUTER POWER SEQ ON Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	o ON on ER	
Turn Power (toggle) switch to +12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	o ON on ER N lamp ON	
+12V Computer Supply Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	ER N lamp ON	
Press and release COMPUTE POWER SEQ ON COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply	N lamp ON	
COMPUTER POWER SEQ ON Turn Power (toggle) switch to on +20V Computer Supply		
Turn Power (toggle) switch to on +20V Computer Supply		
on +20V Computer Supply	OFF	
•		
COMPUTER POWER SEC ON		i
Somi Sizk i Suzk Szg Si	V lamp OFF	Į.
Turn Power (toggle) switch C	ON on	
+20 V Computer Supply		
Press and release COMPUTI	ER	
POWER SEQ ON		
COMPUTER POWER SEQ ON	N lamp ON	
	B .	
	FF lamp ON	
.		
	· •	
	OWER	
		ayed)
	ER	1
		I
COMPUTER POWER SEQ ON	Vlamp ON (de	layed)
	COMPUTER POWER SEQ OF Press and release LAMP TE COMPUTER POWER SEQ OF Press and release ACME POSEQ OFF COMPUTER POWER SEQ OF Press and release COMPUTER POWER SEQ ON	COMPUTER POWER SEQ OFF lamp Press and release LAMP TEST COMPUTER POWER SEQ OFF lamp Press and release ACME POWER SEQ OFF COMPUTER POWER SEQ OFF lamp Press and release COMPUTER

Figure 7-5. Computer Power Checks (Sheet 4)

UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	Œ	LAMP TEST lamp (Press and release		·
		if ON)	OFF	
15	MLDD	LAMP TEST lamp (Press and		
24		release if ON)	OFF	L
20	TRMC	LAMP TEST lamp (Press and	077	
25	TRMC	release if ON) MANUAL lamp (Press and release	OFF	
-65	IRMC	AUTO/MANUAL if OFF)	ON	
30	TRMC	FREE RUN SS lamp (Press and	OI4	
<i>3</i> 0		release if ON)	OFF	ŀ
35	TRMC	FREE RUN READER lamp (Press		
		and release if ON)	OFF	
40	TRMC	ADV CTR lamp (Press and release		
	1	if ON)	OFF	
.45	TRMC	SEL ADR lamp	ON	
50	TRMC	"I" lamp (Press and release if ON)	OFF	
60	TRMC	POWER ON (Press and release if		
		ON)	OFF	L
65	TRMC	POWER OFF lamp	ON	
70	TRMC	Quadrant ADR 1 lamp (Press and		
	i .	release if ON)	OFF	
80	TRMC	Quadrant ADR 2 lamp (Press and		İ
•		release if ON	OFF	<u> </u>
90	TRMC	Quadrant ADR 3 lamp (Press and		
100	TRMC	release if ON)	OFF	ļ
100	IRMC	Quadrant ADR 4 lamp (Press and release if ON)	OFF	
110	TRMC	Quadrant ADR 5 lamp (Press and	OF F	
.110	TRMC	release if ON)	OFF	1
EXP	1	If both INV ERR and ADR 6 lamps	J. I	
	ŀ	are OFF, omit steps 120 through 180		•
120	TRMC	Press and release ADR I lamp	ON	§
130	TRMC	Press and release ADR 2 lamp	ON	
140	TRMC	Press and release ADR 3 lamp	ON	
150	TRMC	INV ERR	OFF	
160	TRMC	Press and release ADR l lamp	OFF	
170	TRMC	Press and release ADR 2 lamp	OFF	
175	TRMC	ADR 6 lamp	OFF	
180	TRMC	Press and release ADR 3 lamp	OFF	
	1			
	1		•	1
	1		<u>L</u>	<u> </u>

Figure 7-6. Initialization Procedure (Sheet 1 of 2)

UNIT N	IAME: LV	DC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
EXP		If all of the word counter lamps 2 0		
		through 2-12 are OFF, omit steps		<i>'</i>
		190 through 220		
190	TRMC	Press and release ADV CTR/SEL		
		ADR		
191	TRMC	ADV. CTR	ON	
200	TRMC	Continually press and release each		
	1	word counter until all quadrants in		
		all lamps are off starting with the		
l	,	lowest order lamp in the counter which is on.		
210	TRMC	All word counter lamps	OFF	
220	TRMC	Press and Release ADV CTR/SEL	OFF	
220	IRMC	ADR		
230	TRMC	SEL ADR	ON	
240	IE	Position PHASE switch to NONE	0	
250	IE	Position BIT GATE switch to NONE		}
260	IE	Position CLOCK switch to NONE		
270	IE	MANUAL HALT lamp (Press and	,	}
		release if OFF)	ON.	l
280	ΙE	OP lamp (Press and release if ON)	OFF	
285	ΙE	TP lamp	ON	
290	ΙE	I/O Reg. No. 1 lamp (Press and		
		release if ON)	OFF	
300	ΙE	Press and release RESET		
310	IE .	<u>-</u>	OFF	
320	IE	Press and release I/O Reg. No. 1		1
		lamp	ON	
330	IE	Press and release RESET		
340	IE	All I/O Reg. No. 1 lamps	OFF	_
350	IE	Press and release ERROR RESET		
36 0	IE	All ERROR lamps (Except COMPTR	055	
200		ALARM)	OFF	
380	MLDD	Position DISPLAY SELECT switch		1
200	\ \(\tau_1 \) \(\tau_2 \)	to NONE	•	
390 400	MLDD	Position WORD switch to T		1
*****	MLDD	ERROR OVER RIDE lamp (Press and Releease if ON)	OFF	1
410	MLDD	DISPLAY SERIAL OUT lamp (Press		
310	ממשאיי	and release if ON)	OFF	1
420	MLDD	MEMORY LOADER REPEAT lamp	~~.	
1		(Press and release if ON)	OFF	i
	1	HIJKLMNOPORPAGEO		UMBER

Figure 7-6. Initialization Procedure (Sheet 2)

UNIT N		LVDC MANUAL EXERCISER	UNIT NO.	6902000
		LIVE MANORE EXERCISES		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	MLDD	Press and release DS 1		
20	MLDD	COMMAND DS 1 lamp	ON	
30	MLDD	Press and release DS 2		
40	MLDD	COMMAND DS 2 lamp	ON	
50	MLDD	Press and release DS 3		
60	MLDD	COMMAND DS 3 lamp	ON	
70	MLDD	Press and release DS 4		ı
80	MLDD	COMMAND DS 4 lamp	ON	
90	MLDD	Press and release DM 1		·
100	MLDD	COMMAND DM 1 lamp	ON	
110	MLDD	Press and release DM 2	<u></u>	
120 130	MLDD MLDD	COMMAND DM 2 lamp	ON	
130	MILDD	Press and release DATA ADDRESS COMMAND DX/SX		
.140	MLDD	DATA ADDRESS COMMAND DX lamp	ON	
150	MLDD	DATA ADDRESS COMMAND DX lamp	ON OFF	
160	MLDD	Press and release OP4	OFF	
170	MLDD	COMMAND OP 4 lamp	ОИ	
180	MLDD	Press and release OP 3		···
190	MLDD	COMMAND OP3 lamp	ON	
200	MLDD	Press and release OP 2		
210	MLDD	COMMAND OP 2 lamp	ON	1
220	MLDD	Press and release OP 1	·	
230	MLDD	COMMAND OP 1 lamp	ON	Ì
240	MLDD	Press and release DM 3		
250	MLDD	COMMAND DM 3 lamp	ON	
260	MLDD	Press and release DM 2		
270	MLDD	COMMAND DM 2 lamp	OFF	L
280	MLDĎ	Press and release DM 1		1
290	MLDD	COMMAND DM 1 lamp	OFF	
300	MLDD	Press and release DS 4		1
310	MLDD	COMMAND DS 4 lamp	OFF	
320	MLDD	Press and release DS 3	222	1 .
330	MLDD	COMMAND DS 3 lamp Press and release DS 2	OFF	
340 350	MLDD MLDD	COMMAND DS 2 lamp	OFF	
360 360	MLDD	Press and release DS 1	OFF	}
370	MLDD	COMMAND DS 1 lamp	OFF	1
380	MLDD	Press and release 0A4	0,,	
390	MLDD	COMMAND 0A4 lamp	ON	I
1		O O MARINE VAT Tamp		
			<u> </u>	<u> </u>
ABIG	DEF	GHIJKLMNOP OR PAGE O	F PAGES N	UMBER
x	+-+-+	23	A- 6	4-385-941

Figure 7-7. Tape Reader Register Checks (Sheet 1 of 8)

INTERNATIONAL BUSINESS MACHINES-						
UNIT N	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
400	MLDD	Press and release OA5				
410	MLDD	COMMAND OA5 lamp	ON			
420	MLDD	Press and release OA6				
430	MLDD	COMMAND OA6 lamp	ON			
440	MLDD	Press and release OA7				
450	MLDD	COMMAND OA7 lamp	ON			
460	MLDD	Press and release OA8				
470	MLDD	COMMAND 0A8 lamp	ON			
480	MLDD	Press and release 0A9				
490	MLDD	COMMAND 0A9 lamp	ON			
500	MLDD	Press and release Data Address	Ĭ			
510	Lyapp	Command DX/SX				
520	MLDD MLDD	Data Address COMMAND DX lamp	OFF			
530	MLDD	Data Address COMMAND SX lamp Press and release OP 4	ON			
540	MLDD	COMMAND OP 4 lamp	OFF	į		
550	MLDD	Press and release OP 3	OFF	}		
560	MLDD	COMMAND OP 3 lamp	OFF			
570	MLDD	Press and micase OP 2	OFF			
580	MLDD	COMMAND OP 2 lamp	OFF			
590	MLDD	Press and release OP I	OFF			
600	MLDD	COMMAND OP 1 lamp	OFF			
610	MLDD	Press and release DM 3)			
620	MLDD	COMMAND DM 3 lamp	OFF			
	1	NOTE: COMMAND SIGN thru DATA				
	.	12 switches will cause SYL 1 Parity	ľ	í		
	1	BIT lamp to go ON & OFF.				
630	MLDD	Press and release DATA 2		ł		
640	MLDD	COMMAND DATA 2 lamp	ON	<u> </u>		
650	MLDD	Press and release DATA 1	{	{		
660	MLDD	DATA COMMAND 1 lamp	ON			
670	MLDD	Press and releae DATA SIGN				
680	MLDD	DATA COMMAND SIGN lamp	ON	<u> </u>		
690	MLDD	Press and release 0Al	1	i		
700	MLDD	COMMAND 0A1 lamp	ON			
7710	'WIT'DD	Press and release 0A2		1		
720	MLDD	COMMAND 0A2 lamp	ON			
				}		
115 5				14050		
VIBIC	DIELLIC	HIJKLMNOPQR PAGE O	F PAGES A M	UMBER -385-9414		

Figure 7-7. Tape Reader Register Checks (Sheet 2)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	AME: L	VDC MAUAL EXERCISER	UNIT NO.	6902000
STEP	PANEI	OPERATION	NORMAL INDICATION	DATA
730	MLDD	Press and release 0A3		
740	MLDD	COMMAND 0A3 lamp	ON	
750	MLDD	Press and release 0A4		
760	MLDD	COMMAND 0A4 lamp	OFF	
770	MLDD	Press and release 0A5		
780	MLDD	COMMAND 0A5 lamp	D FF	
790	MLDD	Press and release 0A6		
800	MLDD	COMMAND 0A6 lamp	OFF	
810	MLDD	Press and release 0A7		
820	MLDD	COMMAND 0A7 lamp	QFF	
830	MLDD	Press and release 0A8	0	·
840	MLDD	COMMAND 0A8 lamp	OFF	
850 860	MLDD	Press and release 0A9	OPE	
870	MLDD MLDD	COMMAND 0A9 lamp Press and release DATA 8	OFF	
880	MLDD	DATA COMMAND 8 lamp	ON	
890	MLDD	Press and release DATA 7	ON	
900	MLDD	DATA C OMMAND 7 lamp	ON .	
910	MLDD	Press and release DATA 6	ON .	
920	MLDD	DATA COMMAND 6 lamp	ON	
930	MLDD	Press and release DATA 5	"	
940	MLDD	DATA COMMAND 5 lamp	ON	l i
950	MLDD	Press and release DATA 4		
960	MLDD	DATA COMMAND 4 lamp	ON	
970	MLDD	Press and release DATA 3		
980	MLDD	DATA COMMAND 3 lamp	ON	
990	MLDD	Press and release DATA 2]	
1000	MLDD	DATA COMMAND 2 lamp	OFF	
1010	MLDD	Press and release DATA 1		
1020	MLDD	DATA COMMAND 1 lamp	OFF	
1030	MLDD	Press and release D ATA SIGN	1	
1040	MLDD	DATA COMMAND SIGN lamp	OFF	
1050	MLDD	Press and release OAl		
1060	MLDD	COMMAND 0Al lamp	OFF	<u> </u>
1070	MLDD	Press and release 0A2		1
1080	MLDD	COMMAND 0A2 lamp	OFF	
1090	MLDD	Press and release 0A3	1 0-57	
1100	MLDD	COMMAND 0A3 lamp	OFF	
1	1	NOTE: COMMAND DATA 13 thru		
		DATA 25 switch will cause SYL 0		1
1 .	1	PARITY BIT lamp to go ON & OFF		
Alale	DEF	HIJKLMNOPORPAGE		UMBER
HALL	├─├─┼	25	A- 6	4-385-9414
		والمستحد والمستمين والمستمر والمستمين والمستمر والمستمر والمستمر والمستمر والمستمر والمستمر والمستمر		

Figure 7-7. Tape Reader Register Checks (Sheet 3)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000					
A TINU	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
TEP	PANEL	OPERAT ION	NORMAL INDICATION	DΛΤΑ	
Note		COMMAND DATA 13 through DATA 25 switch will cause SYLO parity bit lamp to go on and off.		· · s	
1110 1120 1130	MLDD MLDD MLDD	Press and release DATA 14 DATA COMMAND 14 lamp Press and release DATA 13	ON		
1140	MLDD MLDD	DATA COMMAND 13 lamp Press and release DATA 12	ON		
			·		
		·			
AIRIC	DEF	HIJKLMNOPORPAGE	FPAGES N	UMBER	

Figure 7-7. Tape Reader Register Checks (Sheet 4)

1160		LVDC MANUAL EXERCISER	UNIT NO.	· · · · ·			
1160		LVBC MANUAL EXERCISE					
1170	PANEL	OPERATION	NORMAL INDICATION	DAT A			
1180	MLDD	DATA COMMAND 12 lamp	ON				
1190	MLDD	Press and release DATA 11					
1200	MLDD	DATA COMMAND 11 lamp	ON				
1210	MLDD	Press and release DATA 10					
1220	MLDD	DATA COMMAND 10 lamp	ON				
1230	MLDD	Press and release DATA 9					
1240	MLDD	DATA COMMAND 9 lamp	ON				
1250	MLDD	Press and release DATA 8		•			
1260 1 1270 1 1280 1 1290 1 1300 1 1310 1 1320 1 1330 1 1340 1 1350 1 1360 1	MLDD	DATA COMMAND 8 lamp	OFF				
1270	MLDD	Press and release DATA 7					
1280	MLDD ·	DATA COMMAND 7 lamp	OFF	<u></u>			
1290 1 1300 1 1310 1 1320 1 1330 1 1340 1 1350 1 1360 1	MLDD	Press and release DATA 6	1	·			
1300 R 1310 R 1320 R 1330 R 1340 R 1350 R 1360 R	MLDD	DATA COMMAND 6 lamp	OFF				
1310 M 1320 M 1330 M 1340 M 1350 M 1360 M	MLDD	Press and release DATA 5					
1320 1 1330 1 1340 1 1350 1 1360 1	MLDD	DATA COMMAND 5 lamp	OFF				
1330 1340 1350 1360 1370	MLDD	Press and release DATA 4					
1340 1 1350 1 1360 1 1370 1	MLDD	DATA COMMAND 4 lamp	OFF				
1350 1360 1370	MLDD	Press and release DATA 3					
1360 1 1370 1	MLDD	DATA COMMAND 3 lamp	OFF				
1370	MLDD	Press and release DATA 20					
	MLDD	DATA COMMAND 20 lamp	ON				
	MLDD	Press and release DATA 19					
	MLDD	DATA COMMAND 19 lamp	ON				
	ML DD	Press and release DATA 18					
	MLDD	DATA COMMAND 18 lamp	ON				
4	MLDD	Press and release DATA 17					
	MLDD	DATA COMMAND 17 lamp	ON				
	MLDD	Press and release DATA 16					
	MLDD	DATA COMMAND 16 lamp	ON				
	MLDD	Press and release DATA 15	ON	1			
	MLDD	DATA COMMAND 15 lamp	ON				
	MLDD	Press and release DATA 14	OFF				
	MLDD	DATA COMMAND 14 lamp	OFF				
	MLDD	Press and release DATA 13	OFF	1			
	MLDD MLDD	DATA COMMAND 13 lamp Press and release DATA 12	OFF	L			
	MLDD	DATA COMMAND 12 lamp	OFF				
	MLDD	Press and release DATA 11	OFF				
	MLDD	DATA COMMAND 11 lamp	OFF	ļ			
	MLDD	Press and release DATA 10	OF F	 			
	MLDD	DATA COMMAND 10 lamp	OFF	'			
1300	ממיזאו	DATA COMMAND TO Tamp	OFF				
		· v		<u>i </u>			
Alelela	VE E I	HIJKLMNOPORPAGE	E OF PAGES N	UMBER			
X	151210	26	Δ- 6	4-385-9414			

Figure 7-7. Tape Reader Register Checks (Sheet 5)

1580 MLDD DATA COMMAND 9 lam 1590 MLDD Press and release DAT 1600 MLDD DATA COMMAND 25 land 1610 MLDD Press and release DAT 1620 MLDD DATA COMMAND 24 land 1630 MLDD Press and release DAT 1640 MLDD DATA COMMAND 23 land 1650 MLDD Press and release DAT 1660 MLDD Press and release DAT 1680 MLDD DATA COMMAND 22 land 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1705 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD DATA COMMAND 20 land 1750 MLDD DATA COMMAND 19 land 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 land 1780 MLDD Press and release DAT	E		LVDC MANUAL EXERCISER	UNIT N	0. 6902000
1580 MLDD DATA COMMAND 9 lam 1590 MLDD Press and release DAT. 1600 MLDD DATA COMMAND 25 lai 1610 MLDD Press and release DAT. 1620 MLDD DATA COMMAND 24 lai 1630 MLDD Press and release DAT. 1640 MLDD DATA COMMAND 23 lai 1650 MLDD DATA COMMAND 22 lai 1650 MLDD DATA COMMAND 22 lai 1660 MLDD Press and release DAT 1660 MLDD Press and release ADR 1670 MLDD Press and release ADR 1700 TRMC Press and release ADR 1700 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release DAT 1750 MLDD Press and release DAT 1750 MLDD Press and release DAT 1770 MLDD Press and release DAT 1790 MLDD Press and release DAT	NE	NE L	OPERATION	NORMAL INDICATION	N DATA
1590 MLDD Press and release DAT. 1600 MLDD DATA COMMAND 25 lai 1610 MLDD Press and release DAT. 1620 MLDD DATA COMMAND 24 lai 1630 MLDD Press and release DAT. 1640 MLDD DATA COMMAND 23 lai 1650 MLDD Press and release DAT. 1660 MLDD DATA COMMAND 23 lai 1660 MLDD DATA COMMAND 22 lai 1670 MLDD Press and release DAT. 1680 MLDD DATA COMMAND 21 lai 1690 TRMC Press and release ADR. 1700 TRMC Press and release ADR. 1701 TRMC Press and release ADR. 1702 TRMC Press and release ADR. 1730 TRMC Press and release ADR. 1740 MLDD Press and release ADR. 1750 MLDD DATA COMMAND 20 lai 1760 MLDD Press and release DAT. 1760 MLDD DATA COMMAND 19 lai 1780 MLDD DATA COMMAND 19 lai 1780 MLDD DATA COMMAND 18 lai 1790 MLDD DATA COMMAND 18 lai 1800 MLDD Press and release DAT. 1810 MLDD DATA COMMAND 17 lai 1820 MLDD DATA COMMAND 15 lai 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 lai 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 lai 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 lai 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 25 lai 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lai 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lai 1900 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 23 lai 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lai 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 lai 1930 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 lai 1930 MLDD PRESS and release DAT. 1930 MLDD DATA COMMAND 23 lai 1930 MLDD DATA COMMAND 23 lai 1930 MLDD DATA COMMAND 23 lai	LI	LDD	Press and release DATA 9		
1600 MLDD DATA COMMAND 25 land 1610 MLDD Press and release DATA 1630 MLDD DATA COMMAND 24 land 1630 MLDD DATA COMMAND 23 land 1650 MLDD DATA COMMAND 23 land 1650 MLDD DATA COMMAND 22 land 1660 MLDD DATA COMMAND 22 land 1670 MLDD DATA COMMAND 21 land 1680 MLDD DATA COMMAND 21 land 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1700 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 land 1750 MLDD DATA COMMAND 19 land 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 land 1790 MLDD DATA COMMAND 18 land 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 16 land 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 15 land 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 land 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 land 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 land 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 land 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 25 land 1870 MLDD DATA COMMAND 25 land 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 land 1900 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 23			DATA COMMAND 9 lamp	OFF	
1610 MLDD Press and release DAT. 1620 MLDD DATA COMMAND 24 lan 1630 MLDD Press and release DAT. 1640 MLDD DATA COMMAND 23 lan 1650 MLDD Press and release DAT. 1660 MLDD DATA COMMAND 22 lan 1670 MLDD Press and release DAT. 1680 MLDD DATA COMMAND 21 lan 1690 TRMC Press and release ADR. 1700 TRMC Press and release ADR. 1710 TRMC Press and release ADR. 1710 TRMC Press and release ADR. 1720 TRMC Press and release ADR. 1730 TRMC Press and release ADR. 1740 MLDD Press and release DAT. 1750 MLDD DATA COMMAND 20 lan 1750 MLDD Press and release DAT. 1770 MLDD DATA COMMAND 19 lan 1780 MLDD Press and release DAT. 1790 MLDD DATA COMMAND 18 lan 1800 MLDD Press and release DAT. 1810 MLDD Press and release DAT. 1820 MLDD Press and release DAT. 1840 MLDD Press and release DAT. 1850 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 lan 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 25 lan 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lan 1880 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lan 1880 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lan 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lan 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan	LI	LDD	Press and release DATA 25		
MLDD DATA COMMAND 24 land 1630 MLDD Press and release DAT. 1640 MLDD DATA COMMAND 23 land 1650 MLDD DATA COMMAND 22 land 1660 MLDD DATA COMMAND 22 land 1670 MLDD Press and release DAT. 1680 MLDD DATA COMMAND 21 land 1690 TRMC Press and release ADR. 1700 TRMC Press and release ADR. 1710 TRMC Press and release ADR. 1720 TRMC Press and release ADR. 1730 TRMC Press and release ADR. 1730 MLDD Press and release DAT. 1750 MLDD DATA COMMAND 20 land 1750 MLDD DATA COMMAND 20 land 1760 MLDD Press and release DAT. 1770 MLDD DATA COMMAND 19 land 1780 MLDD Press and release DAT. 1790 MLDD DATA COMMAND 18 land 1800 MLDD Press and release DAT. 1810 MLDD DATA COMMAND 17 land 1820 MLDD Press and release DAT. 1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DAT. 1860 MLDD DATA COMMAND 25 land 1870 MLDD DATA COMMAND 25 land 1880 MLDD DATA COMMAND 25 land 1890 MLDD DATA COMMAND 24 land 1900 MLDD DATA COMMAND 23 land 1910 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1920 MLDD DATA COMMAND 23 land 1930 MLD	LI	LDD	DATA COMMAND 25 lamp	ON	
MLDD Press and release DAT. 1640 MLDD DATA COMMAND 23 lai 1650 MLDD Press and release DAT. 1660 MLDD DATA COMMAND 22 lai 1670 MLDD Press and release DAT. 1680 MLDD DATA COMMAND 21 lai 1690 TRMC Press and release ADR. 1700 TRMC Press and release ADR. 1705 TRMC Press and release ADR. 1710 TRMC Press and release ADR. 1720 TRMC Press and release ADR. 1730 TRMC Press and release ADR. 1740 MLDD Press and release DAT. 1750 MLDD DATA COMMAND 20 lai 1760 MLDD Press and release DAT. 1770 MLDD DATA COMMAND 19 lai 1780 MLDD Press and release DAT. 1790 MLDD DATA COMMAND 18 lai 1800 MLDD Press and release DAT. 1810 MLDD DATA COMMAND 17 lai 1820 MLDD Press and release DAT. 1830 MLDD Press and release DAT. 1840 MLDD Press and release DAT. 1850 MLDD Press and release DAT. 1850 MLDD Press and release DAT. 1850 MLDD Press and release DAT. 1850 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 15 lai 1840 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lai 1870 MLDD DATA COMMAND 25 lai 1890 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lai 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lai 1920 MLDD Press and release DAT. 1910 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lai 1920 MLDD Press and release DAT. 1930 MLDD Press and release DAT.	LI	LDD	Press and release DATA 24		
1640 MLDD DATA COMMAND 23 laid 1650 MLDD Press and release DAT 1660 MLDD DATA COMMAND 22 laid 1670 MLDD Press and release DAT 1680 MLDD DATA COMMAND 21 laid 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1705 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 laid 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 laid 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 laid 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 laid 1820 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 laid 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 laid 1840 MLDD Press and release DAT 1870 MLDD DATA COMMAND 15 laid 1840 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 laid 1890 MLDD DATA COMMAND 24 laid 1900 MLDD DATA COMMAND 24 laid 1900 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 laid 1930 MLD	LI	LDD	DATA COMMAND 24 lamp	ON	1
1650 MLDD Press and release DAT 1660 MLDD DATA COMMAND 22 lan 1670 MLDD Press and release DAT 1680 MLDD DATA COMMAND 21 lan 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1705 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lan 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lan 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lan 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lan 1820 MLDD DATA COMMAND 16 lan 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lan 1840 MLDD DATA COMMAND 15 lan 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 25 lan 1870 MLDD DATA COMMAND 25 lan 1880 MLDD Press and release DAT 1870 MLDD DATA COMMAND 24 lan 1900 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 lan 1900 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lan 1930 MLDD DATA COMMAND 23 lan 1930 MLDD Press and release DAT	LI	LDD	Press and release DATA 23		
1660 MLDD DATA COMMAND 22 later 1670 MLDD Press and release DAT 1680 MLDD DATA COMMAND 21 later 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1705 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 later 1750 MLDD DATA COMMAND 19 later 1750 MLDD Press and release DAT 1750 MLDD Press and release DAT 1750 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 later 1790 MLDD Press and release DAT 1880 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 later 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 later 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 later 1850 MLDD DATA COMMAND 15 later 1850 MLDD DATA COMMAND 25 later 1870 MLDD DATA COMMAND 25 later 1870 MLDD DATA COMMAND 24 later 1890 MLDD DATA COMMAND 24 later 1900 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1910 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS and release DAT 1890 MLDD PRESS AND 1890 MLDD PRESS AND 1890 MLDD PRESS AND 1890 MLDD PRESS AND 1890 MLDD PRES	LI	LDD	DATA COMMAND 23 lamp	ON	
1670 MLDD Press and release DAT 1680 MLDD DATA COMMAND 21 lat 1690 TRMC Press and release ADR 1700 TRMC Press and release ADR 1705 TRMC ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1900 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 lat 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lat 1930 MLDD Press and release DAT	LI	LDD	Press and release DATA 22		
1680 MLDD DATA COMMAND 21 later 1690 TRMC Press and release ADR Press and release ADR ADR 1705 TRMC Press and release ADR ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 later 1750 MLDD Press and release DAT 1750 MLDD Press and release DAT 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 later 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 later 1790 MLDD Press and release DAT 1810 MLDD Press and release DAT 1810 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 later 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 later 1850 MLDD DATA COMMAND 15 later 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 later 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 later 1900 MLDD DATA COMMAND 23 later 1910 MLDD DATA COMMAND 23 later 1920 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23 later	IJ	LDD	DATA COMMAND 22 lamp	ON	i
1690 TRMC Press and release ADR 1700 TRMC Press and release ADR ADR 1710 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 later 1750 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 later 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 later 1790 MLDD Press and release DAT 1810 MLDD Press and release DAT 1820 MLDD Press and release DAT 1830 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 later 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 later 1850 MLDD DATA COMMAND 25 later 1870 MLDD DATA COMMAND 25 later 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23	LI	LDD	Press and release DATA 21	į.	
1690 TRMC Press and release ADR 1700 TRMC Press and release ADR ADR 1710 TRMC Press and release ADR 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 later 1750 MLDD Press and release DAT 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 later 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 later 1790 MLDD Press and release DAT 1810 MLDD Press and release DAT 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 later 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 later 1850 MLDD DATA COMMAND 15 later 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 later 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 22 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23 later 1930 MLDD DATA COMMAND 23	LI	LDD	DATA COMMAND 21 lamp	ON	1
1705 TRMC 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD Press and release DAT 1840 MLDD Press and release DAT 1850 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT	R N	RMC	Press and release ADR 1 lamp	ON	}
1705 TRMC 1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD Press and release DAT 1840 MLDD Press and release DAT 1850 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT	RN	RMC	Press and release ADR 2 lamp		
1710 TRMC Press and release ADR 1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD Press and release DAT 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 16 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT	RN	RMC	ADR 6 lamp	•	
1720 TRMC Press and release ADR 1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD Press and release DAT 1840 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 24 lat 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1910 MLDD Press and release DAT 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT	R٨	RMC	Press and release ADR 3 lamp		
1730 TRMC Press and release ADR 1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1870 MLDD DATA COMMAND 25 lat 1880 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT			Press and release ADR 4 lamp		<u></u>
1740 MLDD Press and release DAT 1750 MLDD DATA COMMAND 20 lat 1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD Press and release DAT 1880 MLDD Press and release DAT 1890 MLDD DATA COMMAND 25 lat 1890 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1900 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD DATA COMMAND 22 lat	RN	RMC	Press and release ADR 5 lamp	•	
1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1880 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1900 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lat 1930 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 lat 1930 MLDD Press and release DAT 1890 MLDD DATA COMMAND 23 lat 1930 MLDD PRESS and release DAT 1890 MLDD DATA COMMAND 23 lat 1890 MLDD PRESS and release DAT 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat 1890 MLDD DATA COMMAND 23 lat	LI	LDD	Press and release DATA 20		
1760 MLDD Press and release DAT 1770 MLDD DATA COMMAND 19 lat 1780 MLDD Press and release DAT 1790 MLDD DATA COMMAND 18 lat 1800 MLDD Press and release DAT 1810 MLDD DATA COMMAND 17 lat 1820 MLDD Press and release DAT 1830 MLDD DATA COMMAND 16 lat 1840 MLDD Press and release DAT 1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1880 MLDD Press and release DAT 1890 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1900 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lat 1930 MLDD Press and release DAT 1930 MLDD Press and release DAT	LI	LDD	DATA COMMAND 20 lamp	OFF	
1770 MLDD DATA COMMAND 19 later 1780 MLDD Press and release DATE 1790 MLDD DATA COMMAND 18 later 1800 MLDD Press and release DATE 1810 MLDD DATA COMMAND 17 later 1820 MLDD Press and release DATE 1830 MLDD DATA COMMAND 16 later 1840 MLDD Press and release DATE 1850 MLDD DATA COMMAND 15 later 1860 MLDD Press and release DATE 1870 MLDD DATA COMMAND 25 later 1870 MLDD DATA COMMAND 25 later 1890 MLDD Press and release DATE 1890 MLDD DATA COMMAND 24 later 1900 MLDD Press and release DATE 1890 MLDD DATA COMMAND 23 later 1920 MLDD Press and release DATE 1890 MLDD DATA COMMAND 23 later 1920 MLDD Press and release DATE 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DATE 1890 MLDD DATA COMMAND 23 later 1930 MLDD Press and release DATE 18930 MLDD DATA COMMAND 22 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD DATA COMMAND 23 later 18930 MLDD D	- LI	LDD	Press and release DATA 19		
1780 MLDD Press and release DAT. 1790 MLDD DATA COMMAND 18 land 1800 MLDD Press and release DAT. 1810 MLDD DATA COMMAND 17 land 1820 MLDD Press and release DAT. 1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 land 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 land 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DAT. 1930 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 land 1930 MLDD Press and release DAT.				OFF	- [
1790 MLDD DATA COMMAND 18 land 1800 MLDD Press and release DATA 1810 MLDD DATA COMMAND 17 land 1820 MLDD Press and release DATA 1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DATA 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DATA 1870 MLDD DATA COMMAND 25 land 1880 MLDD Press and release DATA 1890 MLDD Press and release DATA 1890 MLDD Press and release DATA 1910 MLDD Press and release DATA 1910 MLDD Press and release DATA 1910 MLDD Press and release DATA 1910 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DATA 1930 MLDD Press and release DATA 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLD	-		Press and release DATA 18		
1800 MLDD Press and release DAT. 1810 MLDD DATA COMMAND 17 land 1820 MLDD Press and release DAT. 1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 land 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 land 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DAT. 1930 MLDD Press and release DAT. 1930 MLDD Press and release DAT.				OFF	
1810 MLDD DATA COMMAND 17 late 1820 MLDD Press and release DATA 1830 MLDD DATA COMMAND 16 late 1840 MLDD Press and release DATA 1850 MLDD DATA COMMAND 15 late 1860 MLDD Press and release DATA 1870 MLDD DATA COMMAND 25 late 1880 MLDD Press and release DATA 1890 MLDD DATA COMMAND 24 late 1900 MLDD Press and release DATA 1910 MLDD DATA COMMAND 23 late 1920 MLDD Press and release DATA 1930 MLDD Press and release DATA 1930 MLDD DATA COMMAND 23 late 1930 MLDD Press and release DATA 1930 MLDD DATA COMMAND 22 late 1930 MLDD DATA COMMAND 22 late			Press and release DATA 17	,,,,,,	
1820 MLDD Press and release DAT. 1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 land 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 land 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DAT. 1930 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 22 land		-		OFF	
1830 MLDD DATA COMMAND 16 land 1840 MLDD Press and release DATA 1850 MLDD DATA COMMAND 15 land 1860 MLDD Press and release DATA 1870 MLDD DATA COMMAND 25 land 1880 MLDD Press and release DATA 1890 MLDD DATA COMMAND 24 land 1900 MLDD Press and release DATA 1910 MLDD DATA COMMAND 23 land 1920 MLDD Press and release DATA 1930 MLDD Press and release DATA 1930 MLDD DATA COMMAND 23 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1930 MLDD DATA COMMAND 22 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD DATA COMMAND 24 land 1840 MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLD			•		
1840 MLDD Press and release DAT. 1850 MLDD DATA COMMAND 15 lat. 1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lat. 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lat. 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lat. 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 23 lat.				OFF	1
1850 MLDD DATA COMMAND 15 lat 1860 MLDD Press and release DAT 1870 MLDD DATA COMMAND 25 lat 1880 MLDD Press and release DAT 1890 MLDD DATA COMMAND 24 lat 1900 MLDD Press and release DAT 1910 MLDD DATA COMMAND 23 lat 1920 MLDD Press and release DAT 1930 MLDD DATA COMMAND 23 lat 1930 MLDD DATA COMMAND 23 lat	-	-	•		
1860 MLDD Press and release DAT. 1870 MLDD DATA COMMAND 25 lar. 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lar. 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lar. 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 lar.				OFF	
1870 MLDD DATA COMMAND 25 late 1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 late 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 late 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 late			•		
1880 MLDD Press and release DAT. 1890 MLDD DATA COMMAND 24 lar 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lar 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 lar				OFF	
1890 MLDD DATA COMMAND 24 lar 1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lar 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 lar			-	1 0. 4	
1900 MLDD Press and release DAT. 1910 MLDD DATA COMMAND 23 lan 1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 lan				OFF	1
1910 MLDD DATA COMMAND 23 lar 1920 MLDD Press and release DATA 1930 MLDD DATA COMMAND 22 lar			•		
1920 MLDD Press and release DAT. 1930 MLDD DATA COMMAND 22 las				OFF	
1930 MLDD DATA COMMAND 22 las			·	OF F	
				OFF	Į
			•	,,r.r.	
1950 MLDD COMMAND DM 2 lamp				ON	i
•			Press and release DM 1	ON ON	
				ON	1
	LU.	ענעני.	DCO-64-941	I ON	

Figure 7-7. Tape Reader Register Checks (Sheet 6)

N TINU	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	NORMAL INDICATION	DATA	
1980	MLDD	Press and release DS 4	·	
1990	MLDD	COMMAND DS 4 lamp	ON	
2000	MLDD	Press and release DS 3		
2010	MLDD	COMMAND DS 3 lamp	ON	
2020	MLDD	Press and release DS 2		
2030	MLDD	COMMAND DS 2 lamp	ON	
2040	MLDD	Press and release DS 1		
2050		COMMAND DS 1 lamp	ON	
2060	MLDD	Press and release DATA 21		
2070	MLDD	DATA COMMAND 21 lamp	OFF	<u></u>
2080	TRMC	Press and release ADR 1 lamp	OFF	
2090	TRMC	Press and release ADR 2 lamp	OF F	
3000	TRMC	Press and release ADR 3 lamp	OFF	
3010	TRMC	Press and release ADR 4 lamp	OFF	<u> </u>
3020	TRMC	Press and release ADR 5 lamp	OFF	
3030	MLDD	Press and release DATA SIGN and		1
		DATA 1 through 25		1
3040	MLDD	DATA COMMAND SIGN and		
	1	COMMAND 1 through 25 lamps	ON	
3050	MLDD	Press and release 0Al through 0A9		l
3060	MLDD	COMMAND 0A1 through 0A9 lamps	ON	L
3070	MLDD	Press and release OP 4 through OP 1	6	l
3080	MLDD	COMMAND OP 4 through OP 1 lamps	ON	L
3090	ML DD	Press and release DM 3	234	1
4000	MLDD	COMMAND DM 3 lamp	ON	
4010	MLDD	Press and release DATA ADDRESS		• ·
4020	MELDS	COMMAND DX/SX "COMMAND DX lamp	ON ·	***
4030	MLDD	COMMAND SX lamp	OFF	
4040	MLDD	Press and release COMMAND		<u></u>
4040	MLDD	DISPLAY RESET	ŀ	į
4050	MLDD	DATA ADDRESS COMMAND DX lamp	OFF	1
4060	MLDD	DATA ADDRESS COMMAND DX lamp		
4070	MLDD	DATA COMMAND SIGN and COM-	OFF	<u></u>
3010	I W LDD	MAND 1 through 25 lamps	1	
4080	MLDD	COMMAND 0Al through 0A9 lamps	OFF	1
4090	MLDD	COMMAND OP1 through OP4 lamps	OFF	}
4100	MLDD	COMMAND DS 1 through DS 4 lamps	OFF	
4110	TRMC	Press and release ML/DD	"	
4120	TRMC	ML lamp	OFF	I
4130	TRMC	DD lamp	ON	}
			1	
	1		DCO-64-941	<u></u>
الأسين والمتالية		HIJKLMNOPORPAGE	FIDAGES! N	UMBER

Figure 7-7. Tape Reader Register Checks (Sheet 7)

NIT'	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
4140	MLDD	DATA lamp on DATA/INS switch		
	1	(Press and release if ON)	OFF	
4150	MLDD	Press and release IM 3 through IM 1		
٠.		and DX/SX	•	
4160	MLDD	COMMAND IM 3 through IM 1 and		
		INSTR: ADDRESS COMMAND DX lan	p#ON	
4170	MLDD	Press and release SYL O/I and IS 4		
		through IS 1		
4180	MLDD	COMMAND SYL 1 and IS 4 through	•	
	1 .	IS 1 lamps	ON	
4190	MLDD	Press and release A8 through Al		
4200	MLDD	COMMAND A8 through Al lamps	ON	
4210	MLDD	Press and release IM2, IM3, IM1,		
•		DX/SX, SLY O/1, IS4 through IS1		
		and A8 through Al		
4220	MLDD	COMMAND IM2, IM3, IM1, DX,		
•		SYL1, IS4 through IS1, and A8		
		through Al lamps	OFF	
4230	MLDD	Press and release IM2, IM1, IM3,	·	
		IS1, through IS4, A8 through A1,	÷	
4240		DX/SX and SYL O/1	•	
4240	MLDD	COMMAND IM2, IM1, IM3, IS1		
		through IS4, A8 through Al, DX and	ON	•
4250	MLDD	SYL l lamps Press and release the ADDRESS	ON	
4230	MLDD	COMPARE DATA/INS switch		1
4260	MLDD	DATA lamp	ON	1
4270	MLDD	COMMAND IM1 through IM3, IS1	O.V	l
-1210	MEDE	through IS4, A8 through A1, DX and		
		SYL 1 lamps	OFF	ł
4280	MLDD	Press and release IM3	".	
4290	MLDD	Verify that COMMAND IM3 lamp		
	1223	remains OFF	OFF	₹ .
4300	ΙE	Verify that TIMING TRCP lamp is		
		ON when IM3 lamp is pressed and go	1	41.
		OFF when IM3 is released	ON/OFF	3
4310	MLDD	ACME PARITY BIT lamp	ON	
4320	MLDD	Press and release DATA/INS		7
4330	MLDD	INS lamp	ON	
4340	MLDD	DATA lamp	OFF	
•		: · · · · · · · · · · · · · · · · · · ·	<u> </u>	1
			PIPAGES N	}

Figure 7-7. Tape Reader Register Checks (Sheet 8)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	TRMC	Press and release ML/DD		
20	TRMC	ML lamp	ON	• . • .
30	TRMC	Press and release PWR ON/PWR		
	TRIMO	OFF	· i	
40	TRMC	PWR OFF Lamp	OFF	
50	TRMC	PWR ON lamp	ON	
60	TRMC	Press and release PWR ON/PWR		
		OFF	1	
70	TRMC	PWR OFF, FORWARD and STOP	1	
		lamps	ON	
80	TRMC	PWR ON, MANUAL ADVANCE	1	
		TAPE and REVERSE lamps	OFF	
90	TRMC	Press and release FREE RUN SS		
100	TRMC	FREE RUN SS lamp	CN	
110	IE	Press and release ERROR RESET	1	
120	IE .	Verify TRCP lamp	OFF	
130	MLDD	Press and release IS 1	1	
140	IE	TRCP lamp	ON	
150	TE	Press and release ERROR RESET	l t	
160	IE .	TRCP lamp	OFF	•
170	MLDD	Press and release IS 2	Ī	
180	IE .	TRCP lamp	ON	
190 .	ΙE	Press and release ERROR RESET	1	
200	ΙE	TRCP lamp	OFF	
210	MLDD	Press and release IS 3	i I	
230	Æ	TRCP lamp	ON	
240	IE	Press and release ERROR RESET	I	
250	Œ	TRCP lamp	OFF	
260	MLDD	Press and release IS 4	ŀ	
280	Œ	TRCP lamp	ON	·
290	Œ	Press and release ERROR RESET		
300	Œ	TRCP lamp	OFF	
310	TRMC	Press and release AUTO/MANUAL		
320	TRMC	AUTO lamp	ON	
330	TRMC	MANUAL lamp	OFF	
340	IE	TRCP lamp	ON	
350	IE	Press and hold ERROR RESET		
]	
				-
	1		1 1	1
		•		
			DCO-64-941	<u> </u>
77516		HISKLMHOPORPACE	FIRARES MI	JMBER -385-9414

Figure 7-8. Tape Reader Check and Controls Check (Sheet 1 of 3)

NIT N	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
360	ΙE	TRCP lamp	Flashing	
370	ΙE	Release ERROR RESET		
380	IE	TRCP lamp	ON	
390	TRMC	Press and release AUTO/MANUAL		
400	TRMC	MANUAL lainp	ON	
410	TRMC	AUTO lamp	OFF	
420	TRMC	Press and release FREE RUN SS		
430	TRMC	FREE RUN SS lamp	OFF	
440	TRMC	MANUAL ADVANCE TAPE lamp	OFF	
450	ΙE	Press and release ERROR RESET		i
460	ΙE	TRCP lamp	OFF	
470	TRMC	Press and release PWR ON/PWR OFF	'	
480	TRMC	PWR OFF lamp	OFF	ļ
490	TRMC	PWR ON lamp	ON	
500	TRMC	Photo lamp in Tape Read Head	ON	
510	MLDD	Press and hold IM3		
520	ΙE	TRCP lamp	ON	ļ.
530	MLDD	Release IM3		
540	ΙE	TRCP lamp	OFF	
550	TRMC	Press and release MANUAL ADVANC	Ε	
	1	TAPE		
560	TRMC	STOP lamp	OFF	
570	TRMC	Press and release AUTO/MANUAL		
580	TRMC	Press and release ML/DD		•
590	TRMC	Press and release MEMORY SIM		İ
600	TRMC	Display will not change from step 560		
610	TRMC	Press and release FREE RUN SS	1	Ì
620	TRMC	FREE RUN SS lamp	ON	<u></u>
630	TRMC	PWR ON lamp	OFF	
640	TRMC	PWR OFF lamp	ON	
650	TRMC	STOP lamp	ON	
660	TRMC	MANUAL ADVANCE TAPE lamp	ON	
670	ΙE	TRCP lamp may now be either on or off		
680	TRMC	AUTO lamp	CN	
690	TRMC	MANUAL Lamp	OFF	
700	TRMC	Press and release FREE RUN SS		
710	TRMC.	FREE RUN SS tamp	OFF	1
720	TRMC	MANUAL ADVANCE TAPE lamp	OFF	
		GHIJKLMNOPOR PAGE O	E PAGES N	UMBER

Figure 7-8. Tape Reader Check and Controls Check (Sheet 2)

UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
		LYDO MANOAD LABRODER	2 2 2 2 2 2	
			NORMAL .	
STEP	PANEL	OPERATION	INDICATION	DATA
730	TRMC	Press and release PWR ON/PWR	,	
		OFF		·
740	TRMC	PWR ON/PWR OFF lamps	Unchanged	
750	TRMC	Press and release PWR ON/PWR		
760	TRMC	OFF >WR ON/PWR OFF lamps	Hacksand	
770	TRMC IE	Press and release ERROR RESET	Unchanged	
780	IE IE	TRCP lamp	OFF	
790	TRMC	PWR OFF lamp	OFF	
800	TRMC	PWR OF famp PWR ON lamp	OFF	
810	TRMC	START lamp	ON	
820	TRMC	Press and release AUTO/MANUAL	01 ,	
830	TRMC	AUTO lamp	OFF	
840	TRMC	MANUAL lamp	ON	
850	TRMC	START lamp	OFF	
860	TRMC	Press and release FREE RUN		
	1	READER		
870	TRMC	FREE RUN READER lamp	ON	
880	TRMC	The Right Capstain wheel is now		
	1	touching the Right Drive Magnet on ,		
	I	Tape Spooler		
890	TRMC	Press and release FORWARD/		
	l	REVERSE		1
900	TRMC	FORWARD lamp	OFF	
910	TRMC	REVERSE lamp	ON	
920	TRMC	The Left Capstain wheel is now	1	}
		touching the Left Drive Magnet on the		ł
		Tape Spooler		1
930	TRMC	Press and release FREE RUN		
040	TRAC	READER	OFF	ł
940	TRMC TRMC	FREE RUN READER lamp	OFF	}
950	IKMC	The Left Capstain wheel is no longer touching the Drive Magnet.	[1
960	TRMC	Press and release FORWARD/	}	1
700	FRINC	REVERSE		1
970	TRMC	REVERSE lamp	OFF	1
980	TRMC	FORWARD lamp	ON	
990	TRMC	Press and release PWR ON/PWR	1 5	
	1	OFF	ļ.	I
1000	TRMC	PWR ON lamp	OFF	1
1010	TRMC	PWR.OFF lamp	ON	
•		1		
	1		Sleverel M	IMPER
ADG	Inisis	GHIJKLMNOP QR PAGE O	r [PAGED] N	UMBER

Figure 7-8. Tape Reader Check and Controls Check (Sheet 3)

INIT	NAME:	LVDC MANUAL EXERCISER UNIT NO. 69		6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	Tape			
•	Spooler	Place reel with ACME self test tape		
		on left spooler hub with edge of tape closest to sprocket holes toward the		· I
	1	panel. The tape must feed upward		
		off the left side of the reel.		1
20	1	Place empty reel on right spooler		1
	1	hub.		1
30	1	Assure that the tape guide on the		ţ
	l	front of the photocell block assembly		l
40	1	is in its down position.		Ì
40	1	Strip approximately six feet of tape off the left reel and thread spooler-		1
	1	reader as follows:		1
50	1	Tape goes between the lower side		
	· I	fixed roller and non-rotating pin.	į.	İ
60	ł	Around the right side of the lower		1
	1	roller on the left tension arm	ì	1
70	1	Around the left side of the middle	1	1
80	·	left fixed roller	<u>.</u>	1
80	ı	Around the right side of the upper roller on the left tension arm.		3
90		Around the left side of the upper left	1	1
	<u>l</u>	fixed roller.		
100		Over the left tension spring on the		1
	1	reader	1	1
110	i	Over the left roller on the reader		
120	į	Between the left capstan and pinch		t
130	1	roller Through the slot in the left brake	1	
130		assembly		Î
140	ı	Under the left pin, spring hold-down		1
	1	device and right pin of the photocell		
		block assembly passing over the photo	{ -	Ţ
	-	cell under the spring hold-down		Į.
	i	device.	i	1
	i		}	
	1	1	1	
	1	·	1	- [
	ł	<u> </u>	ł	į.
			1	I
		HIJKLMNOPOR PASE	FIDARER	NUMBER
AIRI	DEF	35	" " A-	64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 1 of 15)

INTE	RNATION	AL BUSINESS MACHINES-		
UNIT N	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL IN DI CATION	DATA
150	Tape Spooler	Through the slot in the right brake assembly. Between the right capstand and pinch roller.		
170 180		Over the right roller on the reader. Over the right tenstion spring on the reader.		
190 200	·	Around the right side of the upper right fixed roller. Around the left side of the upper		
210		roller on the right tension arm. Around the right side of the middle right fixed roller.		
220		Around the left side of the lower roller on the right tension arm.		
2 30 24 0		Down between the lower right fixed roller and non-rotating pin. Down on the right side of the taperect		
260		Position the tape so that the leader portion following the punched title is over the photocell and raise the guide on the front of the photocell assembly Attach the tape to right reel taking up excess tape by rotating reel clockwise until right tension arm is located at the approximate center of its swing.		
270		Adjust tape tension on left side by rotating left reel until tension arm is located at the approximate center of its swing.		
280	TRMC	Press and release ERROR DEVICES	All error lamp ILLEGAL PATI ON	
290	MLDD	Press and release COMPUTER DIS- PLAY RESET		
300	Œ	Press and release ERROR RESET	All error lamps OFF	
301	Œ	MANUAL MLC INH lamp (Press and release if ON)	OFF	
302	Œ	MANUAL SSC INH lamp (Press and release if ON)	OFF DCO-64-941	
Alaic	DEF	HIJKLMNOPORPAGEO	F PAGES NI	JMBER 4-385-941

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 2)

NIT N	IAME: I	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
310	TRMC	Press and release PWR ON/PWR OFF	Power On - ON	,
		Orr	Power Off-OFF	ļ
	·			
•		,		
:				
	,			
,				
	,			
			}	
:				
•			Ì	
	1		1 .	l
		·		
	1			
		·		
			DCO-64-941	
ADC	DEF	HIJKLMNOPOR PAGE	OF PAGES A- N	UMBER 4-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 3)

NIT N	AME: L	VDC MANUAL EXERCISER.	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
320	TRMC	Press and release ADV CTR/SEL	ADV CTR - ON	
			SEL ADR -OFF	
330	ΙE	Press and release MANUAL HALT	OFF	
340		Allow five minutes for tape reader to		
		warm up before proceeding.		
350	TRMC	Press and release MANUAL AD-		
	1	VANCE TAPE. Tape advances and		
2/ 0	mp. 46	stops after first tape word	TWC=00001	
360	TRMC	Press and release MANUAL AD-		
	1	VANCE TAPE. Tape advances one	TWC - 00003	
370	TRMC	tape word Press and release 2 ⁰ , 2 ¹ , 2 ² , ADR1,	TWC=00002	*
310	TRMC	six times in succession.	TWC=00000	
380	TRMC	Press and release AUTO/MANUAL	Auto - ON	
300	TRMC	Fress and release AUTO/MANUAL	Manual - OFF	
390	TRMC	Press and release START	Mandar - OFF	
370	TRIMO	Tape runs through automatic tests.		
	Į	In approximately 27 seconds tape	ļ	
	1	stops.		
400	MLDD	COMMAND DSI, OPI, OP2, OP3,	•	
		OP4, ISX, SYLO, DSX, SIGN, and 1		
	I	lamps	ON	
410	MLDD	Parity SYL1 lamp	ON	
420	MLDD	COMPUTER ISX, SYLO, DSX lamps	ON	
430	MLDD	Lamps other than Command and		
	1	Computer undetermined •		
440	Œ	Serial Parity error	ON	
450	Œ	All other Error lamps	OFF	
460	Œ	Lamps other than error undetermined		
470	TRMC	Tape Address	02757	
480	TRMC	Auto, ML, PWR ON, FORWARD, STO		l
	1	and ADV CTR lamps	ON	<u> </u>
4 90	TRMC	Press and release START switch,	\	
	1	tape does not advance	1	1
500	Œ	Press and release ERROR RESET		ł
510	E DAG	Serial Parity Error	OFF	L
520 525	TRMC TRMC	Press and release START - Tape advances and stops	1	1
v = 4 · 7			1.	
	1		1	
	1	i	1	}
	1	ł]
	Į.		<u></u>	<u> </u>
TTT		BHIJKLMNOP OR PAGE	veloagre! N	UMBER

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 4)

NIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
	PANEL	OPERATION	NORMAL	DATA
TEP			INDICATION	DATA
30	TRMC	Tape Address	02760	
40	IE .	SS MSC and TRS lamps	ON	
50	MLDD	COMPUTER IM1	ON	
60 -	IE	Disregard other lamps Press and release ERROR RESET	•	
70	IE.	All ERROR lamps	OFF	
80	TRMC	Press and release START.	OF F	
85	TRMC	Tape advances and stops.		
90	TRMC	Tape Address	02761	
00	Œ	SSMBR and TRS lamps	ON	
10	TE:	Press and release ERROR RESET		
20	ΙĒ	All ERROR lamps	OFF	
30	TRMC	Press and release START.		
35 -	TRMC	Tape advances and stops.		
40	TRMC	Tape Address	02762	
50	ΪΕ	SSMDR and TRS lamp	ON	
60	MLDD	IM1	ON	
70	ΙE	Press and release ERROR RESET		
80	IE	All ERROR lamps	OFF	
90	TRMC	Press and release START.		
95	TRMC	Tape advances and stops	1	ł
00	TRMC	Tape Address	02763	
10	IE VE	I/O 1	ON	<u> </u>
20 · 30	IE IE	Press and release ERROR RESET	0.55	
30 40	TRMC	All ERROR lamps Press and release START.	OFF	
~t∪ 74.5	TRMC	Tape advances and stops.		
50	TRMC	Tape Address	02764	
60	IE.	I/O 2	ON	
70	IE .	All other errors	OFF	<u>.</u>
80	Œ	Press and release ERROR RESET		
90	Œ	All ERROR lamps	OFF	
00	TRMC	Press and release START		
0.5	TRMC	Tape advances and stops.	,	
10	TRMC	Tape Address	02766	ł
20	ΙE	TRS and SER lamps	ON	
30	Œ	All other error lamps	OFF	
40	Œ	Press and release ERROR RESET	1	
50	IE	All ERROR lamps	OFF	,
			DCO-64-941	
		·	DCO-04-941	L

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 5)

INT	ERNATIO	NAL BUSINESS MACHINES-		
UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
0/0	TRMC	Dunga and halo as CWADW		
860 865	TRMC	Press and release START.		
		Tape advances and stops	027/7	
870	TRMC	Tape Address	02767	
880	Œ	AI3 and SER	ON	
890	Œ	All other error lamps	OFF	
]	Disregard all other lamps.]	
900	Œ	Press and release ERROR RESET	l	
910	Œ	All ERROR lamps	OFF	
920	TRMC	Press and release START.	1	
925	TRMC	Tape advances and stops		
930	TRMC	Tape Address	02771	
940	Œ	TRS, PAR, SSMBR, and HOPC lamps	ON	
950	MLDD	Computer DM1 lamp	ON	
	i	Disregard all other lamps	!	
960	IE ·	Press and release ERROR RESET	1	
970	Œ .	All ERROR lamps	OFF	
980	TRMC	Press and release START	1	
985	TRMC	Tapo advances and stops.	!	
990.	TRMC	Tape Address	02772	
1000	Œ	TRS, PAR, SSMBR and HOPC1 lamps	ON	
1010	MLDD	Computer SYLO, ISX and DSX lamps	ON .	
1020	Œ	Press and release ERROR RESET	1	
1030	Œ	All ERROR lamps	OFF	
1040	TRMC	Press and release START		
1045	TRMC	Tape advances and stops.	1 .	
1050	TRMC	Tape Address	02773	
1060	DE	SSMDR, SSMBR, HOPCI, TRS	1	
	•	and SER lamps	ON	
1070	MLDD	Computer SYLO, ISX and DSX	ON	
1080	MLDD	All other computer SSM Display lamps	OFF	
1090	TE .	Press and release ERROR RESET	1	
		All ERROR lamps	OFF	
1100	TRMC	Press and release START.		
1105	TRMC	Tape advances and stops.) ·	
1110	TRMC	Tape Address	02774	
	1		1	
	1			
,	.	·		
•	1			
		·	<u> </u>	
	Į į		(
	1		DCO-64-941	
			Florage! AM	MBER
AIBIC	DIEIFIG	HIJKLMNOPOR PAGE O	T TAUES N	
x T			A- 64	1-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 6)

NIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1120	ΙE	SSMSC and HOPC1	ON	
1130	MLDD	Computer SYLO, ISX and DSX	ON	
1140	ΙE	Press and release ERROR RESET		
1150	Œ	All error lamps	OFF	
1160	TRMC	Press and release START Tape advances and stops.		
1165	TRMC	-	02275	
1170	TRMC	Tape Address	02775	
1180	IE IE	SSMDR and HOPC1	ON	
1190	IE IE	All other error lamps Press and release ERROR RESET	OFF	
1200	IE IE	All ERROR lamps	OFF	
1210	TRMC	Press and release START	Ott	
1225	TRMC	Tape advances and stops.		
1230	TRMC	Tape Address	02776	
1240	IE.	SSMSC and HOPC1	ON	
1250	MLDD	Computer SYLO, ISX and DSX	ON	
1260	IE	Press and release ERROR RESET		
1270	ΙE	All ERROR lamps	OFF	
1280	TRMC	Press and release START		
1285	TRMC	Tape advances and stops		
1290	TRMC	Tape Address	02777	
1300	IE .	IADR	ON	1
1310	Œ	Press and release ERROR RESET	1	
1320	Œ,	All ERROR lamps	OFF	
1330	TRMC	Press and release 1. 1 lamp	ON	
1340	TRMC	Press and release START		
1345	TRMC	Tape advances and stops.	1 .	l
1350	TRMC	Tape Address	03000	ŧ
1360	IE	ALL lamp	ON	
1370 1375	TRMC TRMC	Press and release START Tape advances and stops.		1
-		•	0.1001	1
1380 1390	TRMC IE	Tape Address	03001	
1390	TRMC	CH2 = 1, CH3 = 0 lamp	ON	<u> </u>
1400	TRMC	Press and release START. Tape advances and stops.	1	
1410	TRMC	Tape advances and stops. Tape Address	03002	}
1420	IE	CH1 = 0, CH3 = 1 lamp	ON	Ī
1430	TRMC	Press and release START	10"	
	TRMC	Tape advances and stops.	· I	Į.
1435 1440	TRMC	Lape advances and stops. Tape Address	03003	
	1	. who wantess	33003	1
	i i	·	ł	
		HIJKLMNOPQRPAGE		حدد سيبيا

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 7)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1450	Œ	CH1 = 1, CH3 = 0 lamp	ON	
1460	TRMC	Press and release START.		
1465	TRMC	Tape advances and stops.		1
1470	TRMC	Tape Address	03004	1
1480	ΙE	CH1 = 1, CH2 = 0 lamp	ON	1
1490	TRMC	Press and release START.		
1495	TRMC	Tape advances and stops.		i
1500	TRMC.	Tape Address	03005	j
1510	IE ·	CH1 = 0, CH2 = 1	ON	
1520	TRMC	Press and release START.		
1525	TRMC	Tape advances and stops.		
1530	TRMC	Tape Address	03006	į
1540	IE	CH2 = 0°, CH3 + 1 lamp	ON	1
1550	TRMC	Press and release START.	i	
1555	TRMC	Tape advances and stops.		1
1560	TRMC	Tape Address	03007	1
1570	IE	CH2 = 1, CH3 = 0 lamp	ON	j
1580	TRMC	Press and release START		
1585	TRMC	Tape advances and stops	l l	1
1590	TRMC	Tape Address	03010	1
1600	IE	ALL lamp	ON	1
1610	TRMC	Press and release START.	1	
1615	TRMC	Tape advances and stops.		1
1620	TRMC	Tape Address	03011	ł
1630	Œ	RSE	ON	1
16.10	IE	A3 📆	ON	
1650	IE	Press and release ERROR RESET	j	
1660	IE	All ERROR lamps	OFF	1
1670	TRMC	Press and release START.		
1675	TRMC	Tape advances and stops.	i	1
1680	TRMC	Tape Address	03012	
1690	Œ	BSE	ON	
1700	IE	A2 G 5	ON	
1710	IE.	Press and release ERROR RESET	1	
1720	1E	All ERROR lamps	OFF	1
1730	TRMC	Press and release START		1
1735	TRMC	Tape advances and stops.	1	1
1740	TRMC	Tape Address	03013	1
1750	IE	BSE	ON	1.
1760	Œ	A1 $\overline{\text{G5}}$.	ON	
	i		}	
	1		DCO-64-941	<u> </u>
	talala la	HIJKLMNOPORPAGE	والمساول والمساول والمساول	UMBER

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 8)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO. 6	902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1770	IE	Press and release ERROR RESET		
1780	IE;	All ERROR LAMPS	OFF	
1,790	TRMC	Press and release the l'lamp	OFF	
1800	TRMC	Press and release START.	i i	
1805	TRMC	Tape advances and stops.		
1810	TRMC	Tape Address	03016	
1820	Œ	SE2	ON	
1830	TRMC	Press and release AUTO/MANUAL	Manual ON	
1840	TRMC	Press and release MANUAL AD- VANCE TAPE.		
1845	TRMC	Tape advances and stops]	
1850	TRMC	Tape Address	03017	
1860	TRMC	Press and release MANUAL AD- VANCE TAPE		
1865	TRMC	Tape advances and stops.		
1866	TRMC	Tape Address	03020	
1867	TRMC	Press and release MANUAL AD- VANCE TAPE		
1868	TRMC	Tape advances and stops	1	
1870	TRMC	Tape Address	03021	
1880	TRMC	Press and release FORWARD/ REVERSE		
1890	TRMC	Press and release MANUAL AD- VANCE TAPE		
1900	TRMC	Tape goes in reverse and stops		
1910	TRMC	Tape Address	03023	
1920	TRMC	Press and release MANUAL AD- VANCE TAPE		
1930	TRMC	Tape goes; in reverse and stops		
1940	TRMC	Tape Address	03024	
1950	TRMC	Press and release FORWARD/		
-	1	REVERSE	Forward ON	
1960	TRMC	Press and release MANUAL AD- VANCE TAPE		
1970	TRMC	Tape advances and stops.	1	
1980	TRMC	Tape Address	03026	
1990	TRMC	Press and release MANUAL AD-	1	
	1	VANCE TAPE		
2000	TRMC	Tape Address	03027	
2010	IE ,	Press and release ERROR RESET		
2020	ΙE	ERROR lamp	OFF	
			DCO-64-941	
			000-04-741	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 9)

UNIT	IAME:	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA:
2030 2040 2045	TRMC TRMC TRMC	Press and release AUTO/MANUA Press and release START	L' Auto ON	
2043	TRMC	Tape advances and stops		
:				angar (general) Zunan Cons
		i de la companya de la companya de la companya de la companya de la companya de la companya de la companya de l La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co		
			**	
		A December 1995 And Annual State of the Control of		
		A Harris		
			and the second second	eries de la companya
•	20 20 20 40	a ye s		
	\$ 1 5	grand services and the services of the service		
·	,			:
)				
		,		*
•		the second secon	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	
		The state of the s	Marian Marian Burgan San Array Baran Rayan San San	14
3	a a	7 nx 1	DCO-64-941	<i>'</i>

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 10)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
TEP	PANE L	OPER.\TION	NORMAL INDICATION	DATA
	1			
2050	TRMC	Tape Address	03032	
2060	ΙE	Various Al and A2 Voter errors	ON	
2070	ΙE	All A3 voter errors	OFF	
2080	IE ,	Press and release ERROR RESET		
2090	IE.	All error lamps	OFF	
2100	TRMC	Press and release START	i	
2110	TRMC	Tape advances and stops		İ
2120	TRMC	Tape Address	03034	
2130	ΙE	Various A2 and A3 Voter errors	ON	
2140	ΙE	All Al voter errors	OFF	
2150	, IE	Press and release ERROR RESET		
2160	IE	All errors	OFF	
2170	TRMC	Press and release START	}	
2180	TRMC	Tape advances and stops		
2190	TRMC	Tape Address	03036	ł
2206	ΙE	Various Al and A3 Voter errors	ON	
2210	IE .	All AZ voter errors	OFF	
2220	Œ	Press and release ERROR RESET		
2230	. IE	All error lamps	OFF	
2240	TRMC	Press and release START		
2250	TRMC	Tape advances and stops		1
2260	TRMC	Tape Address	0.3040	1
2270	TRMC	INV ERR	ON	
2280	IE	AOC	ON	
2290	IE	Press and release ERROR RESET		
2300	ΙΕ	Error lamp	OFF	i
2310	TRMC	Press and release START		
2320	TRMC	Tape advances and stops		1 -
2330	TRMC	Tape Address	03041	
2340	ΙE	All error lamps	OFF	,
2350	TRMC	Press and release AUTO/MANUAL	Manual ON	
	. 1		Ì	
,	I			
	i			1
	1			Į.
	1	1		i
	Ì			
1	1	1		1
ė	i			!
			\	1
		1		[
	4			
	DEF	GHIJKLM NOP QR PAGE		UMBER

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 11)

JNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANE L	OPERATION	NORMAL INDICATION	DATA
2360	TRMC	Press and release ADV CTR/SEL		
2365 .	TRMC	ADR SEL ADR	ON	
2305 .	TRMC	Press and release ADR2	014	
2370 2380	TRMC		OFF	
2390	TRMC	ADR 2 and ADR 6 lamps Press and release AUTO/MANUAL	OFF	}
23 9 0 2400	TRMC	AUTO lamp	ON	
2410 2410	MLDD	Press and release ERROR OVER	ON	}
2410	MLDD	RIDE	ON	
2420	TRMC	Press and release START	0.1	}
2430	TRMC	Tape runs through automatic tests)
2430	1 KWIC	and stops in approximately b seconds		<u>.</u>
2440	TRMC	Tape Address	03564	,
2450	IE	SERIAL lamp	ON ON	
2460	IE	Press and release OP/TP	ON	
2470	IE	OP lamp	ON	
2480	IE	Press and release ERROR RESET	0.1	
2490	IE.	All ERROR lamps	OFF	
2500	TRMC	Press and release START	011	
2510	TRMC	Tape runs through automatic tests		
2310	1 Icivi C	and stops in approximately 1.5 sec		
2520	TRMC	Tape Address	03770	
2530	ΙΕ	SERIAL lamp	ON	
2540	MLDD	Press and release ERROR OVER		
		RIDE	OFF	
2550	IE .	Press and release OP/TP	İ	
2560	ΙE	TP lamp	ON	
2570	Œ	Press and release ERROR RESET	,	· · · · · ·
2580	Œ	All ERROR Lamps	OFF	
2590	TRMC	Press and release VERIFY ONLY	ON	
2600	TRMC	Press and release START		
2610	TRMC	Tape runs to end and rewinds if no		1
		errors exist. Tape stops in	İ	1
	1	approximately 24 seconds.		ł
2620	TRMC	Tape Address	V6465	1
2630	TRMC	Press and release START nine times.	1	<u> </u>
	1	On the ninth operation the tape com-		1
	I	pletes rewinding and stops.		1
2640	TRMC	Tape Address	10033	Į.
	1		.	
	1		ł	1
	1	f .	DCO-64-941	1
		HIJKLMNOPQR PAGE O	i	UMBER

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 12)

JNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPER ATION	NORM 1 L INDICATION	DAT A
2650	TRMC	Press and release FORWARD/		
277.5	m.v	REVERSE		;
2660	TRMC	FORWARD lamp	ON .	
2670	TRMC	Press and release AUTO/MANUAL		
2680	TRMC	MANUAL lamp	ON	
2690	TRMC	Press and release MANUAL AD- VANCE TAPE		
2700	TRMC	Tape advances and stops		
2710	TRMC	Press and hold MANUAL ADVANCE		
	1	TAPE		
2720	TRMC	Tape advances and stops		
2730	TRMC	Release, then press and release		ł
	1	MANUAL ADVANCE TAPE		
2740	TRMC	Tape advances and stops		
2750	MLDD	Press and hold IS 4		
2760	TRMC	Press and release MANUAL AD- VANCE TAPE		
2770	TRMC	Tape does not advance		
2780	IE IE	TRCP lamp	ON	
2790	MLDD	Release IS 4		
2800	IE .	TRCP lamp	OFF	
2810	TRMC	Press and release AUTO/MANUAL		
2820	TRMC	AUTO lamp	ON	İ
2825	TRMC	Press and release VERIFY ONLY		
2826	TRMC	VERIFY ONLY lamp	OFF	
NOTE	1	Timed steps follow		ļ
2830	TRMC	Press and hold START (see 2870)		
2840	TRMC	Tape advances		i
2850	TRMC	Press and release STOP (within 5 sec		
2860	TRMC	Tape stops		1
2870	TRMC	Verify START and STOP lamps were		
	1	off while tape was running and came		!
		on when tape stopped.	OFF/ON	
2880	TRMC	Release START		
2881	TRMC	Press and release FORWARD/		1
2002	TDMC	REVERSE	ON	
2882 2883	TRMC TRMC	REVERSE lamp	ON ·	}
2883	TRMC	Press and release START		I
2885	TRMC	Tape runs in reverse and stops Press and release FORWARD/	Ì	ł
2003	I KWC	REVERSE	i	ł
	1	KE VE KSE	DCO 61 041	I
	1	HIJKLMNOP OR PAGE O	DCO-64-941	<u> </u>

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 13)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2890 2900 2910	TRMC TRMC TRMC	Press and release START Tape advances Press and release stop (within 10 sec of 2890)		
2920 2930 2940	TRMC TRMC TRMC	Tape stops START and STOP lamps Press and release FORWARD/ REVERSE	ON	
2950	TRMC	REVERSE lamp	ON	
			·	
			DCO-64-941	
ABC	DEF	GHIJKLMNOPQR PAGE		UMBER 4-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 14)

MIE	RNATION	IAL BUSINESS MACHINES-		
UNIT	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2960	TRMC	Press and release START		
2970	TRMC	Tape rewinds		·
2980	TRMC	Press and release STOP(within 5 sec Tage stops of 2960)		,
2990	TRMC	Tape sops		
3000 3010	TRMC TRMC	START and STOP lamps Press and release ML/DD	ОИ	
3020	TRMC	ML and DD	OFF .	
3030	TRMC	Press and release START	OFF .	
3040	TRMC	Tape does not advance		
3050	TRMC	Press and release ML/DD		
3060	TRMC	ML lamp	ON	
3070	TRMC	Press and release START		
3080	TRMC	Tape rewinds and stops		
3090	TRMC	Press and release FORWARD/		
2100		REVERSE		•
3100	TRMC	FORWARD lamp	ON	
	1			
	1			
	1			
	1.			
	1			
_	1			
	1			
	1		İ	
			i	
	1		İ	
	1	<u> </u>		
	1			
	1	į		
	I		İ	
	Į.			
	1			
	1			
	1			
	1	·		'
	1			
			DCO-64-941	
AIDIC	DEFI	HIJKUMNOPORPAGEO	F PAGES N	UMBER
X	1111	46	A-64-	385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 15)

NOTE All lamps used for indic this check are located i section of the IE Panel. Press and release COM PLAY RESET OF MLDD Press and release COM PLAY RESET Turn CLOCK rotary sw position No. 7 Press and release ADD COMPTR Al BO lamp Fress and release ERR AL BO lamps MLDD Press and release ADD COMPTR MLDD Press and release ERR AL BO lamps MLDD Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamp Tom CLOCK rotary sw position No. 9 Press and release ERR AL BO lamp Tom CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Tom CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Turn CLOCK rotary sw position No. 10 Press and release ADD COMPTR	m the ERRORS MAND DIS- PUTER DIS- itch to RESS ON OR RESET OFF itch to RESS
this check are located is section of the IE Panel. Press and release COM PLAY RESET OF MALDD Press and release COM PLAY RESET Turn CLOCK rotary sw position No. 7 Press and release ADD COMPTR Al BO lamp E Al BO lamps Turn CLOCK rotary sw position No. 8 Turn CLOCK rotary sw position No. 8 Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ERR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ERR Al BO lamp Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Press and release ADD	m the ERRORS MAND DIS- PUTER DIS- itch to RESS ON OR RESET OFF itch to RESS
section of the IE Panel. Press and release COM PLAY RESET Press and release COM PLAY RESET Turn CLOCK rotary sw position No. 7 Press and release ADD COMPTR Al BO lamp Fress and release ERR Al BO lamps Fress and release ERR Al BO lamps Fress and release ADD COMPTR Al BO lamps Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Fress and release ERR Al BO lamp Turn CLOCK rotary sw position No. 10 Fress and release ADD Turn CLOCK rotary sw position No. 10 Fress and release ADD	PUTER DIS- itch to RESS ON OR RESET itch to RESS ON
MLDD Press and release COMPLAY RESET OF MLDD Press and release COMPLAY RESET Tern CLOCK rotary sw position No. 7 Press and release ADD COMPTR OF MLDD Press and release ERRON RESET Turn CLOCK rotary sw position No. 8 Turn CLOCK rotary sw position No. 8 Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamp Press and release ERRON RESET Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Press and release ADD	PUTER DIS- itch to RESS ON OR RESET itch to RESS ON
PLAY RESET Press and release COM PLAY RESET Turn CLOCK rotary sw position No. 7 Press and release ADD COMPTR Al BO lamp Press and release ERR Al BO lamps EXALTREASE Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamps Furn CLOCK rotary sw position No. 8 Press and release ADD COMPTR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ADD COMPTR Al BO lamp Fress and release ADD COMPTR Al BO lamp Fress and release ADD COMPTR Al BO lamp Fress and release ERR Al BO lamp Fress and release ADD Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ADD Fress and release ADD Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Al BO lamp Fress and release ERR Fress and release ERR Fress and release ERR Fress and release ERR Fress and release ERR Fress and release ERR Fress and release ERR Fress and release ERR Fress and rel	PUTER DIS- itch to RESS ON OR RESET itch to RESS ON
MLDD Press and release COMPLAY RESET Turn CLOCK rotary sw position No. 7 MLDD Press and release ADD COMPTR Al BO lamp From CLOCK rotary sw position No. 8 Turn CLOCK rotary sw position No. 8 MLDD Press and release ADD COMPTR Al BO lamp MLDD Press and release ADD COMPTR Al BO lamp Press and release ERR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp Turn CLOCK rotary sw position No. 9 Turn CLOCK rotary sw position No. 9 Turn CLOCK rotary sw position No. 9 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10 Turn CLOCK rotary sw position No. 10	or RESET OR RESET OFF itch to RESS ON
PLAY RESET Turn CLOCK rotary sw position No. 7 20 MLDD Press and release ADD COMPTR 30 IE Al BO lamp 40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 140 IE Press and release ERR 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	or RESET OR RESET OFF itch to RESS ON
Turn CLOCK rotary sw position No. 7 20 MLDD Press and release ADD COMPTR 30 IE Al BO lamp 40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 140 IE Press and release ERR 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	ON OR RESET OFF itch to RESS ON
position No. 7 Press and release ADD COMPTR 30 IE Al BO lamp 40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ADD COMPTR 150 IE Al BO lamp 140 IE Turn CLOCK rotary sw position No. 9 170 MLDD Press and release ERR 170 IE Al BO lamp 180 IE Al BO lamp 190 IE Al BO lamp	ON OR RESET OFF itch to RESS ON
MLDD Press and release ADD COMPTR 30 IE Al BO lamp 40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 140 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	ON OR RESET OFF itch to RESS ON
COMPTR Al BO lamp Press and release ERR IE Al BO lamps IE Al BO lamps IE Turn CLOCK rotary sw position No. 8 Press and release ADD COMPTR IE Al BO lamp IE Press and release ERR Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Al BO lamp IE Turn CLOCK rotary sw position No. 9 Press and release ADD COMPTR Al BO lamp IE Al BO	ON OR RESET OFF itch to RESS ON
30 IE Al BO lamp 40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ADD COMPTR 150 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 160 IE Turn CLOCK rotary sw position No. 9 170 MLDD Press and release ERR 170 IE Al BO lamp 180 IE Al BO lamp 1	OR RESET OFF itch to RESS ON
40 IE Press and release ERR 50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ADD COMPTR 150 IE Al BO lamp 140 IE Turn CLOCK rotary sw position No. 9 150 IE Al BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	OR RESET OFF itch to RESS ON
50 IE Al BO lamps 60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 140 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ERR 150 IE Al BO lamp 140 IE Press and release ERR 150 IE All BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	OFF RESS ON
60 IE Turn CLOCK rotary sw position No. 8 70 MLDD Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERRO 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE A2 BO lamp 140 IE Press and release ERRO 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	RESS
position No. 8 Press and release ADD COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	RESS
COMPTR 80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 160 IE Turn CLOCK rotary sw position No. 10 Press and release ADD	ON
80 IE Al BO lamp 90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR (130 IE Al BO lamp 140 IE Press and release ERR 150 IE Al BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	
90 IE Press and release ERR 100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR (A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	
100 IE Al BO lamp 110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR 130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	OR RESET
110 IE Turn CLOCK rotary sw position No. 9 120 MLDD Press and release ADD COMPTR (130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	
position No. 9 Press and release ADD COMPTR (A2 BO lamp Press and release ERR A2 BO lamp Press and release ERR A2 BO lamp Tarn CLOCK rotary sw position No. 10 Press and release ADD	OFF
120 MLDD Press and release ADD COMPTR (130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	itch to
COMPTR (130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	
130 IE A2 BO lamp 140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	RESS
140 IE Press and release ERR 150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	ON
150 IE A2 BO lamp 160 IE Turn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	
160 IE Tarn CLOCK rotary sw position No. 10 170 MLDD Press and release ADD	OFF
position No. 10 170 MLDD Press and release ADD	
170 MLDD Press and release ADD	
	RESS
COMIT TIC	
180 IE A2 BO lamp	ON
190 IE Press and release ERR	OR RESET
200 IE AZ BO Jamp	OFF
210 IE Tern CLOCK rotary sw	itch to
position No. 11	
220 MLDD Press and release ADD.	RESS
COMPTR	
	i i
	DCO (4-841
ABCDEFGHIJKLMNOP	DCO-64-941 OR PAGE OF PAGES NUMBER

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 1 of 7)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	902000
STEP	PANEL	OPE RATION	NORMAL INDICATION	DATA
230 240 250 260	IE IE IE IE	A3 BO lamp Press and release ERROR RESET A3 BO lamp Turn CLOCK rotary switch to position No. 12	ON OFF	
		·		
			DCO-64-941	

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
270	MLDD	Press and release ADDRESS		
		COMPTR		
280	Œ	A3 BO lamp	ON	
290	ΙE	Press and release ERROR RESET		
300	Œ	A3 BO lamp	OFF	
310	Œ	Turn PHASE rotary switch to		
		position A	Ì	:
320	ΙE	Turn CLOCK Rotary switch to	,	
		position 5		
330	MLDD	Press and release ADDRESS -		
	l	COMPTR		
340	ΙE	TIMING CLOCK lamp	ON	
350	Œ	Press and release ERROR RESET		
360	ΙE	TIMING CLOCK lamp	·OFF	•
370	Œ	Turn PHASE rotary switch to		
	1	position B		
380	MLDD	Press and release ADDRESS		
		COMPTR .		
390	Œ	TIMING CLOCK lamp	ON	
400	ΙE	Press and release ERROR RESET		
410	Œ	TIMING CLOCK lamp	OFF	
420	ΙE	Turn PHASE rotary switch to		
		position C		
4 30	MLDD	Press and release ADDRESS		
		COMPTR		
440	Œ	TIMING CLOCK lamp	ON	
450	IE.	Press and release ERROR RESET		
460	ΙE	TIMING CLOCK lamp	OFF	
1 70	Œ	Tarn PHASE rotary switch to position		1
4.5.4	1	4	i	
480	MLDD	Press and release ADDRESS		
400	1,	COMPTR	033	
490	Œ	TIMING CLOCK lamp	ON	
500	IE	Press and release ERROR RESET	inn	İ
510	IE	TIMING CLOCK lamp	OFF	<u></u>
520	Œ	Turn PHASE rotary switch to	•	1
520) (I D D	position 5	1	1
530	MLDD	Press and release ADDRESS	1 .	ł
E40	1.5	COMPTR	ON	1
540	Œ	TIMING CLOCK lamp	ON	
1				
i	1 .		<u> </u>	<u> </u>
AIRIC	DEF	HIJKLMNOPQR PAGE O	FPAGES N	UMBER
	 ~ ~ ^ 	49	A- 64	1-385-9414

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 3)

INIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPER ATION	NORMAL INDICATION	DATA
550	IE.	Press and release ERROR RESET		
560	ΙE	TIMING CLOCK lamp	OFF	
570	Œ	Turn PHASE rotary switch to		
		position 6		
580 .	MLDD	Press and release ADDRESS		
		COMPTR		
590	ΙE	TIMING CLOCK lamp	ON	
600	Œ	Press and release ERROR RESET		
610	IE ·	TIMING CLOCK lamp	OFF	
620	Œ	Turn PHASE rotary switch to		
	ì	position 7		
630	MLDD	Press and release ADDRESS		
	1	COMPTR	Ì	
640	Œ	TIMING CLOCK lamp	ON	
650	Œ	Press and release ERROR RESET	· I	
660	ΙE	TIMING CLOCK lamp	OFF	
670	Œ	Turn PHASE rotary switch to	ì	
		position 8		
680	MLDD	Press and release ADDRESS		
		COMPTR		
690	ΙE	TIMING CLOCK lamp	ON	
700	Œ	Press and release ERROR RESET		
710	E ·	TIMING CLOCK lamp	OFF	
720	Œ	Turn PHASE rotary switch to		
		position 9	1 .	
730	MLDD	Press and release ADDRESS		
		COMPTR	, i	
740	Œ	TIMING CLOCK lamp	ON	
750	Œ	Press and release ERROR RESET		
760	ΙE	TIMING CLOCK lamp	OFF	
770	Œ	Turn PHASE rotary switch to	Ì	
	1	position 10		
780	MLDD	Press and release ADDRESS		•
		COMPTR		i
790	Œ	TIMING CLOCK lamp	ON	_
800	Œ	Press and release ERROR RESET	1	
810	Œ	TIMING CLOCK lamp	OFF	ł
820	TE .	Turn PHASE rotary switch to	í	
	1	position 11	1	[
830	MLDD	Press and release ADDRESS	1	
	1	COMPTR	I	į.
			j	1

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 4)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
840	Œ	TIMING CLOCK lamp	ON	
850	Œ	Press and release ERROR RESET		
860	Œ	TIMING CLOCK lamp	OFF	
870	ΙΕ	Turn PHASE rotary switch to		
		position 12		
880	MLDD	Press and release ADDRESS COMPT		
890	Œ	TIMING CLOCK lamp	ON	
900	Œ	Press and release ERROR RESET		
910	Œ	TIMING CLOCK lamp	OFF	
920	Œ	Turn PHASE rotary switch (ccw.) to		
0.3.0		position A		
930	Œ	Turn CLOCK rotary switch to		
040	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	position 6		
940 .	MLDD	Press and release ADDRESS		
950	ΙE	COMPTR	ON	
960	IE IE	TIMING CLOCK lamp Press and release ERROR RESET	ОИ	
970	IE IE	TIMING CLOCK lamp	OFF	
980	IE IE	Turn PHASE rotary switch to	OFF	
76.0	LE.	position B		
990	MLDD	Press and release ADDRESS	'	
//0	WEDD	COMPTR		
1000	IE.	TIMING CLOCK lamp	ON	·
1010	IE :	Press and release ERROR RESET		
1020	ΙE	TIMING CLOCK lamp	OFF	
1030	Œ	Turn PHASE rotary switch to		<u></u>
	1	position C		ł
1040	MLDD	Press and release ADDRESS		
	1	COMPTR		ł
1050	ΙE	TIMING CLOCK lamp	ON	
1060	ΙE	Press and release ERROR RESET		
1670	ΙE	TIMING CLOCK lamp	OFF	<u> </u>
1080	ΙE	Turn PHASE rotary switch to		
	l	position 4	,	
1090	MLDD	Press and release ADDRESS		1
	1	COMPTR	<u> </u>	i
1100	IE	TIMING CLOCK lamp	ON	
1110	IE	Press and release ERROR RESET	055	
1120	IE VE	TIMING CLOCK lamp	OFF	
1130	Œ	Turn PHASE rotary switch to	1	1
		position 5	1	1
				<u> </u>
11016	De la la		F PAGES N	UMBER
AIBIC	DEF	HIJKLMNOPQRPAGEO	1 A 6	1-385-9414
\mathbf{x}				- 30037111

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 5)

NIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
1140	MLDD	Press and release ADDRESS		
	1	COMPTR	6	
1150	Œ	TIMING CLOCK lamp	ON	
1160	Œ	Press and release ERROR RESET	655	
1170	IE .	TIMING CLOCK lamp	OFF	
1180	Œ	Turn PHASE rotary switch to position 6		
1190	MLDD	Press and release ADDRESS	'	
	1	COMPTR		
1200	ΙE	TIMING CLOCK lamp	ON	
1210	Œ	Press and release ERROR RESET		
1220	Œ	TIMING CLOCK lamp	OFF	
1230	ΙE	Turn PHASE rotary switch to	1	
		position 7		
1240	MLDD	Press and release ADDRESS	1	
	1	COMPTR	1	
1250	Œ	TIMING CLOCK lamp	ON	
1260	Œ	Press and release ERROR RESET		
1270	Œ	TIMING CLOCK lamp	OFF	
1280	Œ	Turn PHASE rotary switch to		
	1	position 8		Ì
1290	MLDD	Press and release ADDRESS		
		COMPTR	,	
1300	Œ	TIMING CLOCK lamp	ON	<u> </u>
1310	Œ	Press and release ERROR RESET		
1320	Œ	TIMING CLOCK lamp	OFF	<u> </u>
1330	Œ	Turn PHASE rotary switch to		
		position 9	1	1
1340	MLDD	Press and release ADDRESS		1
	j	COMPTR		[
1350	Œ	TIMING CLOCK lamp	ON	t
1360	Œ	Press and release ERROR RESET		
1370	ΙE	TIMING CLOCK lamp	OFF	
1380	Œ	Turn PHASE rotary switch to	1	
	1	position 10		}
1390	MLDD	Press and release ADDRESS	\$	
	- 1	COMPTR	į	1
1400	Œ	TIMING CLOCK lamp	ON	
	j .		Ì	
			1	
			1	1
	1	·	1	f .
		HIJKUMNOPORPAGE	OF PAGES N	l

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 6)

INT	ERNATION	NAL BUSINESS MACHINES-		
UNIT N		LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANE L	OPERATION	NORMAL INDICATION	DATA
1410 1420 1430	E E	Press and release ERROR RESET TIMING CLOCK lamp Turn PHASE rotary switch to	OFF	
1440	MLDD IE	position 11 Press and release ADDRESS COMPTR TIMING CLOCK lamp	ON	
1460 1470 1480	E E E	Press and release ERROR RESET TIMING CLOCK lamp Turn PHASE rotary switch to	OFF	
1490 1500	MLDD IE	position 12 Press and release ADDRESS COMPTR TIMING CLOCK lamp	ON	
1510 1520 1530 1540	IE IE IE	Turn CLOCK rotary switch (ccw) to NONE Turn PHASE rotary switch to NONE Press and release ERROR RESET TIMING CLOCK lamp	OFF	
	·			
			·	
·		·	·	
	·			
ADC	DEFG	HIJKLMNOPQR PAGE 0	F PAGES N A-64	UMBER -385-9414

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 7)

JNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP_	PANEL	OPERATION	NORMAL INDICATION	DATA
10	MLDD	Press and release MEMORY CLOCK EARLY		
20	MLDD	E \RLY lamp	ON	
30	MILED	NORMAL and LATE lamps	OFF	
10	TRMC	Using a digital voltmeter or a John	,	
	1	Fluke Model 803B, measure and		
		record voltage between TP 32 and	Less than	,
50		GND.	-1.5 VDC	
	TRMC	-Measure and record voltage between TP-33 and GND	Less than	
50	MLDD	Press and release MEMORY CLOCK	11. 7 V DC	
	MEDD	LATE		
70	MLDD	LATE lamp	ON	
30	MLDD	EARLY and NORMAL lamps	OFF	
) .0	TRMC	Measure and record voltage between-	5.0 to 6.2	
		TP 32 and GND	VDC ·	
100	TRMC	Measure and record voltage between	5.0 to 6.2	
		TP 33 and GND	V DC	
110	MLDD	Press and release MEMORY CLOCK		
120	MLDD	NORMAL AND	ON	·
120 130 .	MLDD	NORMAL lamp EARLY and LATE lamps	ON OFF	
140	TRMC	Measure and record voltage between	Less than	
		TP 32 and GND	-1.5 VDC	ŀ
150	TRMC	Measure and record voltage between	5.0 to 6.2	
	1	TP 33 and GND	V DC	
	ŀ			
			`	
			•	
	1		·	
			'	
5				
			,	
		·		
•	e se	,		·
				l
				ŀ
:	[·	•	
				l
•			DCO-64-941	ł
A"	. 1		1000-04-741	

Figure 7-11. Memory Timing Checks

UNIT I	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	ΙE	Turn PHASE rotary switch (CCW) to	·	
		position 15.		
20	PC	COMP TEMP NORMAL lamp	OFF	
30	PC	COMP TEMP HIGH lamp	ON	
40	PC .	COMP TEMP ARRAY lamp	ON	
50	PC	COMP POWER SEQ ON lamp	OFF	
60	PC	COMP POWER SEQ OFF lamp		
		(DELAYED)	ON	}
70	ΙĖ	Turn PHASE Rotary switch (CW) to		
		NONE position		,
80	PC	COMP TEMP NORMAL lamp	ON	
90	PC	COMP TEMP HIGH lamp	OFF	
100	PC	Press and release COMP POWER		
		SEQ ON		
110	PC	COMP POWER SEQ ON lamp	Remains OFF	
115	PC	COMP POWER SEQ OFF lamp	Remains ON	
120	IE	Press and release ERROR RESET	Kemama OK	
130	PC	COMP TEMP ARRAY lamp	OFF	
140	PC	Press and release COMP POWER	01.	<u> </u>
140	l F	SEQ ON		
145	PC	COMP POWER SEQ OFF lamp	OFF	
150	PC	COMP POWER SEQ OF Tamp	OFF	
150		(delayed)	ON	
160	ΙE	Turn PHASE rotary switch (CW) to	ON	
100	1 E	· · · · · · · · · · · · · · · · · · ·		
165	PC	position 14 COMP TEMP NORMAL lamp	OFF	
	PC		ON	
170	PC	COMP TEMP PAGE lamp COMP TEMP HIGH lamp	ON	
180	PC	- · · · · · · · · · · · · · · · · · · ·	OFF	ļ
190	PC	COMP POWER SEQ ON lamp COMP POWER SEQ OFF lamp	OFF	
200	PC	-	ON	ļ
210	TE	(delayed)	ON	
210	IE.	Turn PHASE rotary switch (CCW) to		
220	700	NONE position	ON	
220	PC	COMP TEMP NORMAL lamp	ON	
230	PC	COMP TEMP HIGH lamp	OFF	
240	PC	Press and release COMP POWER		
	1	SEQ ON		
250	PC	COMP POWER SEQ ON lamp	Remains OFF	
255	PC	COMP POWER SEQ OFF lamp	Remains ON	
] .]			
			• 1	
	I			40.40.55
TEIC	inis is la	HIJKLMNOPORPASEO	fipagesi M	JMBER

Figure 7-12. Computer Temperature Sensing Checks (Sheet 1 of 2)

UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO. 69020	
STEP	PANEL	OPERATION	NORMAL INDICATION	DAT A
260 270 280	IE PC PC	Press and release ERROR RESET COMP TEMP PAGE lamp Press and release COMP POWER	OFF	
285 × 290	PC PC	SEQ ON COMP POWER SEQ OFF lamp COMP POWER SEQ ON lamp	OFF	
200 310	IE IE	(delayed) Press and release ERROR RESET All ERROR lamps	ON OFF	
			·	
		·		
	·			
AIBIC	DEF	BHIJKLMNOPOR PAGE	OF PAGES N	UMBER

Figure 7-12. Computer Temperature Sensing Checks (Sheet 2)

JNIT N	NAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
05	ΙĒ	MANUAL HALT lamp (press and release COMPTR HALT/MANUAL		
10	ΙE	HALT if OFF) CHANNEL lamp (press and release	ON	
	 	CHANNEL/MODULE if ON)	OFF	
15 20	IE IE	MODULE lamp	ON	
U ش	IL.	MODULE, MODULE through 7 CH2=1, CH3=0 lamps	ON	
30	ΙE	Press and release MODULE 1 through	· ·	
J.	"	7 CHANNEL 2 lamps		
40	IE.	MODULE 1 through 7 CHANNEL 1		
		lamps	OFF	
50	IE:	MODULE 1 through 7 CHANNEL 2		
	1	CH1=0, CH3=1 lamps	ON	
60	ΙE	Press and release MODULE I through		
3 ()		7 CHANNEL, 3 lamps		
70	IE	MODULE 1 through 7 CHAMNEL 3	CAN	
v (:	Inc.	CH1=0, CH2=1 lamps	ON	
86	ΙE	MODULE 1 through 7 CHANNEL 2 lamps	OFF	
വ	ΙΕ	Press and release MODULE 1 through		
, 0	1	7 CHANNEL 1 lamps		
100	Œ	MODULE 1 through 7 CHANNEL 1	Í	
	1	CH 2 = 0 . CH 3 = 1 lamps	ON	
110	IE	MODULE 1 through 7 CHANNEL 3	ļ	
		lamps	OFF	
120	Œ	Press and release MODULE 1 through	l	
_	1_	7 CHANNEL 2 lamps	S	
130	IE	MODULE 1 through 7 CHANNEL 2		
1.10	1E	CH $i = 1$, CH $3 = 0$ tamps	ON	ļ
140	I'E	MODULE 1 through 7 CHANNEL 1 Lamps	OFF	
150	IE:	Press and release MODULE 1 through		<u> </u>
	1	7 CHANNEL 3 lamps		1
160	ΙE	MODULE 1 through 7 CHANNEL 3	'	[
	1	CH i = 1, CH2 ≈ 0 lamps	ON	
170	ΙE	MODULE 1 through 7 CHANNEL 2		
		lamps	OFF	L = ==
	1			
		•		1
-	1	1		1
			SIDACES N	UMBER
AIBIC	IDIE IF I	GHIJKLMNOPOR PAGE O	TIPACEO	-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 1 of 10)

A TINU	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
180	Œ	Turn CLOCK rotary switch (cw) to		
		position 14		
190	Œ	ILLEGAL PATH lamp	ON	
200	IE .	Turn CLOCK rotary switch (ccw) to		
] `	NONE		
210	Œ	ILLEGAL PATH lamp	OFF	
220	Œ	Press and release CHANNEL/		
230		MODULE	ON/OFF	
240	IE IE	CHANNEL lamp/MODULE lamp CHl - CH2 = 1, CH3 = 0 lamp	•	
250	IE.	MODULE 1 through 7 CHANNEL 1	ON	
250	1.12	CH $2 = 1$, CH $3 = 0$ lamps	ON	
260	IE .	MODULE 1 through 7 CHANNEL 3	ON	-
	1 2	CH 1 = 1, CH 2 = 0 lamps	OFF	
270.	MLDD	CHANNEL 1 lamps	ON	
280	02A03	Measure and reourd voltage (using a	0.11	
		digital voltmeter or equivalent) be-	5. 920 to	ł
	1	tween TP37 and TP (GND)	6.015 VDC	
290	02A03	Measure and record voltage between	11.945 to	
		TP17 and TP55 (GND)	12.02 VDC	
300	02A03	Using a Simpson voltohmeter, or		
	i	equivalent, verify 6 VDC (Ref) betwee	<u> </u>	İ
		the following test points and GND		
	1	TP 34, 37, 40, 43, 46, 49 and 52	6V (Ref)	
310	02A03	Verify 0.0 VDC at the following test		
•	į.	points to GND TP 15, 18, 21, 24, 27,		l
		30, 33, 35, 36, 38, 39, 41, 42, 44, 45, 47,		ł
	1	48,50,51,53 and 54	0 V (Ref)	L
320	02A03	Using X1 scale verify continuity	1	1
	1	between the test points in step 310	,	
	I	to GND	Verify	_
330	IE T	Press and release CH2	ON	
340	E E	CH2 - CH1 = 0, CH3 = 1 lamp CH1 - CH2 = 1, CH3 = 0 lamp	OFF	}
350 360	IE.	MODULE 1 through 7 CHANNEL 1	OFF	
300	1 4	lamps	OFF	
370	1E	MODULE 1 through 7 CHANNEL 2	1	<u> </u>
3,0	1	CH1 = 0, $CH3 = 1$ lamps	ON	
380	MLDD	CHANNEL 2 lamp	ON	
1				
			1	1
	I	۶	DCO-64-941	1
		HIJKLMNOPQR PAGE O		UMBER

Figure 7-13. Channel-Module Switching Checks (Sheet 2)

UNIT N	AME		111112 116	4003000
	AINE .	LVDC MANUAL EXERCISER	UNIT NO.	6902000
	V · · · · · · ·		NORMAL	•
STEP	PANEL	OPERATION	INDICATION	DATA
				* * * *
390	02A03	Trify 0 VDC at the following test		
	1 .	points to GND TP 13, 16, 19, 22, 25,	23.45.0	
	02.00	28, 31, 34, 37, 40, 43, 46, 49, 52	0 V (Ref)	
400	02A03	Verify continuity between the test		~.
1110	115	points in step 390 and GND	Verify	
410 420	IE IE	Press and release CH3	ON	•
430	IE IE	CH3 - CH1 = 0, CH2 = 1 lamp	ON	
4.10	IE.	CH2 - CH1 = 0, CH3 = 1 lamp MODULE 1 through 7, CHANNEL 3	OFF	
'E'EU	LE.	CH1 = 0, CH2 = 1 lamps	ON	
450-	· IE	MODULE 1 through 7 CHANNEL 2	ON .	
T.)U"	IE.	lamps	OFF	
460	MLDD	CHANNEL 3 lamp	OFF	
470	MLDD	CHANNEL 2 lamp	OFF	
- 480	IE	Press and release CH3	OFF	2 7
490	: IE	CH3 - CH1 = 1, CH2 = 0 lamp	ON	
500	IE .	CH3 - CH1 = 0, CH2 = 1 lamp	OFF	
510	IE .	MODULE 1 through 7, CHANNEL 3	Orr	
3.0		CH1 = 1, $CH2 = 0$ lamp	ON	•
515	ıε	CH1 = 0, $CH2 = 1$ lamp	OFF	
520	02A03	Verify 0 VDC at the following test	J1.	
	OLROS	points to GND, TP 14, 17, 20, 23, 26,	,	
	l i	29, 32, 34, 37, 40, 43, 46, 49, 52	0 V (Ref)	:
530	02A03	Verify continuity between the test	, , , , , ,	
	1	points in step 520 and GND	Verify	
540	IE .	Press and release ALL		 -
550	IE 🔧	CH3 - CH1 = 1, CH2 = 0 lamp	OFF ·	
560	ΙE	MODULE 1 through 7, CHANNEL 3	,	:
	1	lamps	OFF	\mathcal{F} .
570	MLDD	CHANNEL 3 lamp	OFF	
575	MLDD	CHANNEL ALL lamp	ON	
580	02A03	Verify 6 VDC (Ref) at the following		
		test points to GND. Test Pts. 34		
		through 54	6 V (Ref)	
590	02A03	Verify 12 VDC (Ref) at the following		
_		test points to GND	,	
·		Test points 13 through 33	12 V (Ref)	,
0600	IE	Turn CLOCK rotary switch (CCW) to		,
		position 15		
610	IE .	ILLEGAL PATH lamp	ON	
620	IE .	Turn CLOCK rotary switch (CW) to	`.	
		NONE		
Tierr	DEFIG	HIJKLMHOPORPAGEO	F PAGES N	JMBER :

Figure 7-13. Channel-Module Switching Checks (Sheet 3)

UNIT N	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
630	Œ	ILLEGAL PATH lamp	OFF	i
640	ΙE	Press and release CH2		
650	TE:	CH2 - CH1 = 1, $CH3 = 0$ lamp	ON	ł
655	Œ	ALL lamp	OFF	
660	ΙE	MODULE 1 through 7 CHANNEL 2		\
		CH1 = 1, $CH3 = 0$ lamp	ON	l
670	MLDD	CHANNE L 2 lamp	ON	
675	MLDD	CHANNEL ALL lamp	OFF	
680	Œ	Press and release LAMP TEST	J	<u> </u>
690	Œ	All lamps	ON	i i
NOTE	-	ERROR RESET, RESET and PIO	0.11	
NOIL	1	REPEAT do not contain lamps	}	1
695	MLDD	All CHANNEL lamps	ON	ł
700	Œ	Press and release LAMP TEST	i on	
710	Œ	All lamps not previously ON	OFF	
720	IE IE	Press and release CH1	OFF	
730	IE IE	i e	ON	į .
730 7 4 0	IE IE	CH1 - CH2 = 0, CH3 = 1 lamp	ON	
	IE IE	CH2 - CH1 = 1, CH3 = 0 lamp	OFF	ļ
750	I IE	MODULE 1 through 7, CHANNEL 1		{
/	1_	CH2 = 0, $CH3 = 1$ lamps	ON	
760	Œ	MODULE 1 through 7, CHANNEL 2		i i
		lamps	OFF	
770	MLDD	CHANNEL 1 lamp	ON	<u>L</u>
775	MLDD	CHANNEL ALL lamp	OFF	<u> </u>
776	TRMC	Press and release ADR 3		
777	TRMC	ADR 3 lamp/ADR6 lamp	ON/OFF	
778	TRMC	Press and release ADR 3		
779	TRMC	ADR 3 lamp	OFF	
780	TRMC	Press and release ADR 5		
790	TRMC	ADR 5 lamp	ON	
800	M LDD	Press and release DATA 9/9		
810	MLDD	COMMAND 9 lamp	ON	
820	MLDD	Press and release ADDRESS COMPT	‡	
830	MLDD	CHANNEL ALL lamp	ON	I
840	Œ	ALL lamp	ON	
850	Œ	MODULE 1 through 7 CHANNEL 1		
	1	lamps	OFF	i
860	MLDD	Press and release DATA 9/9 and 18/18		
	1		DCO-64-941	
	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	GHIJKLMNOPOR PAGE	5 04056	UMBER

Figure 7-13. Channel-Module Switching Checks (Sheet 4)

INT	RNATION	AL BUSINESS MACHINES-		
UNIT	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
870 875 880	M LDD MLDD MLDD	COMMAND 9 lamp COMMAND 18 lamp Press and release ADDRESS COMPTR	OFF ON	
		·		
				·
·				
		·		
Male	DEF	HIJKLMNOPOR PAGE	DCO-64-941	UMBER
X		63a	A- 64	1-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 5)

NIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP.	PANEL	OPERATION	NORMAL INDICATION	DATA
390	MLDD	CHANNEL, I lamp	ON	· · · · · · · · · · · · · · · · · · ·
395	MLDD	ALL lamp	OFF	<u> </u>
)()()	IE IE	CH1 - CH2 = 1, CH3 = 0 Lamp	ON	
)10)10	IE I	MODULE 1 through 7, CHANNEL 1	l Oiv	
,10	12.	CH2 = 1, $CH3 = 0$ lamps	ON	'
915	1E	CHANNEL ALL lamp	OFF	
920	MLDD	Press and release DATA 18/18 and	OFF	<u> </u>
720	MILIOD	9/9		
930	MLDD	COMMAND 18 lamp	OFF	}
935	MLDD	COMMAND 9 lamp	ON	
940	MLDD	Press and release ADDRESS COMPT		1
950	MLDD	CHANNEL ALL lamp	ON	ŀ
955	MLDD	CHANNEL 1 lamp	OFF	
960	ΙE	ALL lamp	ON	
970	ſΕ	MODULE 1 through 7 CHANNEL 1		<u> </u>
		lamps	OFF	i .
980	MLDD	Press and release DATA 9/9 and		
		19/19		1
990	MLDD	COMMAND 9 lamp	OFF	l
995	MLDD	COMMAND 19 lamp	. ON	
1000	MLDD	Press and release ADDRESS COMPT		
1010	MLDD	CHANNEL I lamp	ON	1
1015	MLDD	CHANNEL ALL Lamp	OFF	
1020	ΙE	CH1 - CH2 = 1, $CH3 = 0$ lamp	ON	<u> </u>
1030	ΙE	MODULE 1 through 7, CHANNEL 1		
	1 -	CH2 = 1, CH3 = 0 lamps	ON	1
1035	ΙE	CHANNEL ALL lamp	OFF	h
1040	MLDD	Press and release ADDRESS COMPT		
1050	MLDD	CHANNEL 2 lamp	ON	
1055	MLDD	CHANNEL I lamp	OFF	-
1060	ΙE	CH2 - CH1 = 0, CH3 = 1 lamp	ON	
1070	IE.	MODULE 1 through 7, CHANNEL 2		ļ
		CH1 = 0. CH3 = 1 lamps	ON]
1080	ΙE	MODULE 1 through 7, CHANNEL 1	CAL]
	l	lamps	OFE	1
1085	ΙE	CHANNE L 1 lamp	OFF	
1090	MLDD	Press and release DATA 19/19 and		
, .		18/18	1	1
1100	MLDD	COMMAND 19 lamp	OFF	1
1105	MLDD	COMMAND 18 lamp	ON	}
		- Commission to tamp		<u> </u>
	DEF	HIJKLMNOPOR PAGE		IUMBER

Figure 7-13. Channel-Module Switching Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DAT A.
1110	MLDD	Press and release Address Computer		
1120	MLDD	CHANNEL I lamp	ON	<u> </u>
1125	MLDD	CHANNEL 2 lamp	OFF	
1130	IE	CH1 - CH2 = 1, $CH3 = 0$ lamp	ON	
1135	ΙΕ	CHANNEL 2 lamps	OFF	<u> </u>
1140	ΙΕ	MODULE ! through 7, CHANNEL !	011	
1,10		CH2 = 1. CH3 = 0 lamps	ON	1
1145	ΙE	MODULE 1 through 7. CHANNEL 2	OI4	
1145	1.2	lamps	OFF	l
1150	MLDD	Press and release DATA 18/18 and	OFF	I
1170	MLDD	9/9	1	j.
1160	MLDD	* *	OFF	1
		COMMAND 18 lamp		_
1165 1170	MLDD	COMMAND 4 lamp	ON	
	MLDD	Press and release ADDRESS COMPTI		
1180	MLDD	CHANNEL ALL lamp	ON	<u> </u>
1190	IE .	ALL lamp	ON	
1193	IE	CHI lamps	OFF	
1195	ΙE	MODULE 1 through 7, CHANNEL 1		l
		lamps	OFF	
1197	MLDD	CHANNEL 1 lamp	OFF	
1200	MLDD	Press and release DATA 9/9 and		1
		21/21		
1210	MLDD	COMMAND ^a lamp	OFF	
1215	MLDD	COMMAND 21 lump	ON	
1220	MLDD	Press and release ADDRESS COMPTI		
1225	MLDD	CHANNEL ALL lamp	OFF	
1230	MLDD	CHANNEL I lainp	ON	
1240	ΙE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1245	IE .	CHANNEL ALL lamp	OFF	
1246	Œ	MODULE 1 through 7, CHANNEL 1		}
		CH2 = 1, CH3 = 0 lamps	ON	
1250	M LDD	Press and release ADDRESS COMPTI	ļ.	
1260	MLDD	CHANNEL 3 lamp	ON	<u> </u>
1265	MLDD	CHANNEL 1 lamp	OFF	
1270	ΙE	CH3 - CH1 = 1, CH2 = 0 lamp	ÓN	1
1275	ΙE	MODULE 1 through 7, CHANNEL 3		
	1 1	CH1 = 1, CH2 = 0 tamps	ON	l
1277	ΙE	MODULE 1 through 7, CHANNEL 1		
	1 1	lamps	OFF	
1280	MLDD	Press and release DATA 21/21 and		
		9/9	OFF	1
1290	MLDD	COMMAND 21 lamp	OFF	
	DEFG	HIJKLM NOP OR PAGE OF	PAGES N	UMBER
AIDIU	: U : E F 10		, ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	— —

Figure 7-13. Channel-Module Switching Checks (Sheet 7)

NIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
rep ·	PANEL	OPERATION	INDICATION	DATA
295	MLDD	COMMAND 9 lamp	ON	
300	MLDD	Press and release ADDRESS COMPT	t	
310	MLDD	CHANNEL ALL lamp	ON	
315	MLDD	CH3 lamp	OFF	
320	ΙE	ALL lamp	ON	
325	ΙE	MODULE 1 through 7, CHANNEL 3		
		lamps	OFF	
330	MLDD	Press and release DATA 9/9 and 17/17		
340	MLDD	COMMAND 9 lamp	OFF	l
345	MLDD	COMMAND 17 lamp	ON	· · · · · · · · · · · · · · · · · · ·
350	MLDD	Press and release ADDRESS COMPTI	k	
360	MLDD	CHANNEL I lamp	ON	
365	MLDD	CHANNEL ALL lamp	OFF	
370	ΙE	CH1 - CH2 = 1, $CH3 = 0$ lamp	ON	
	1	MODULE 1 through 7, CHANNEL 1		}
		CH2 = 1, $CH3 = 0$ lamps	ON	}
375	ΙE	CH ALL lamp	OFF	
380	MLDD	Press and release ADDRESS COMPTE		<u> </u>
390	ΙE	CH1 - CH2 = 0, CH3 = 1 $lamp$	ON	
393	ΙE	CH1 - CH2 = 1. $CH3 = 0$ lamp	OFF	
395	Œ	MODULE 1 through 7, CHANNEL 1		
		CH2 = 0, $CH3 = 1$ lamps .	ON	1
400	MLDD	Press and release DATA 17/17 and 9/9		
410	MLDD	COMMAND 17 lamp	OFF	•
415	MLDD		ON	
120	MLDD	Press and release ADDRESS COMPTI		
130	MLDD	CHANNEL ALL lamp	ON	l
4-40	Œ	ALL lamp	ON	
145	ΙE	MODULE 1 through 7, CHANNEL 1	•	1
	Ì	lamps	OFF	1
448	ΙE	CH1 - CH2 = 0, $CH3 = 1$ lamp	OFF	
450	MLDD	Press and release DATA 9/9 and 20/20		
160	MLDD	COMMAND 9 lamp	OFF	1
165	MLDD	COMMAND 20 lamp	ON	···
470	MLDD	Press and release ADDRESS COMPTE	∮	
475	MLDD	CHANNEL ALL lamp	OFF	1
180	MLDD	CHANNEL 1 lamp	ON	
-		HIJKUMNOPOR PAGE O	SISSOSSI N	UMBER

Figure 7-13. Channel-Module Switching Checks (Sheet 8)

INTE	RNATION	AL BUSINESS MACHINES-		
UNIT	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
1490	ΙE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1495	ΙE	MODULE 1 through 7, CHANNEL 1		
		CH2 = 1, CH3 = 0 lamps	ON .	}
1500	MLDD	Press and release ADDRESS COMPT	R	
1510	MLDD	CHANNEL 2 lamp	ON	
1515	MLDD	CHANNEL I lamp	OFF	
1520	ΙE	CH2 - CH1 = 1, CH3 = 0 lamp	ON	
1523	LE .	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
1525	IE .	MODULE 1 through 7, CHANNEL, 2		
	ļ	CH1 = 1, CH3 = 0 lamps	ON	<u> </u>
1530	MLDD			l .
]	9/)		
1533	MLDD	•	OFF	
1536	MLDD		ON	
1540	MLDD			
1550	MLDD	•	ON	
1555	MLDD	•	OFF	
1560	IE	ALL lamp	ON	
1563	Œ	MODULE 1 through 7, CHANNEL 2 CH1 = 1, CH3 = 0 lamps	OPP	
1566	ΙE	CH1 = 1, $CH3 = 0$ tamps CH2 - CH1 = 1, $CH3 = 0$ tamp	OFF OFF	
1570	MLDD	<u>•</u>	OFF	<u> </u>
1570	MLDD	22/22		l
1580	MLDD	3 '	OFF	
1585	MLDD		ON	<u></u>
1590	MLDD	Press and release ADDRESS	0.11	
1370	M EDD	COMPTR		
1600	MLDD		ON	
1605	MLDD	•	OFF	
1610	IE	CH1 - CH2 = 1, $CH3 = 0$ lamp	ON	
1615	ΙE	ALL lamp	OFF	
1617	ΙE	MODULE 1 through 7, CHANNEL 1	1	
Į.	i	CH2 = 1, $CH3 = 0$ lamps	ON	
1620	MLDD	Press and release ADDRESS COMPT	4	
1630	MLDD	<u> </u>	ON	Ī
1635	MLDD		OFF	
1640	ΙE	CH3 - CH1 = 0, CH2 = 1 lamp	ON	
1645	ΙE	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
1647	IE	MODULE 1 through 7, CHANNEL 3		
1	1	CH1 = 0, $CH2 = 1$ lamps	ON	
1650	Œ	Press and release CHANNEL/	}	
I	1	MODULE		<u></u>
Alale	DEEL	HIJKLMNOPORPAGEO	F PAGES N	IUMBER
	12/2/1	67	ΙΑ- 6	4-385-9414
X		<u></u>		

Figure 7-13. Channel-Module Switching Checks (Sheet 9)

JNIT N	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DAT A-	
1660	ΙE	MODULE lamp	ON		
1665	ΙE	CHANNEL lamp	OFF		
1670	ΙE	CH3 - CH1 = 0, CH2 = 1 lamp	OFF		
1674	Œ	MODULE 1 through 7, CHANNEL 1			
		CH2 = 1, CH3 = 0 lamps	ON		
1676	MLDD	CHANNEL 3 lamp	OFF		
1680	ΙE	Press and release LAMP TEST			
1690	ΙE	CHANNEL lamp	ON		
1700	ΙE	Press and release LAMP TEST	į į		
1710	ΙΈ	CHANNE L lamp	OFF		
1720	ΙE	Press and release MODULE 1 through			
		7, CHANNEL 3 lamps			
1730	IE ·	MODULE 1 through 7, CHANNEL 3			
		CH1 = 1, $CH2 = 0$ lamps	ON		
1740	PC	Press and release COMP POWER		· · · · · · · · · · · · · · · · · · ·	
		SEQ OFF			
1750	PC	COMP POWER SEQ ON lamp	OFF	•	
1760	PC	COMP POWER SEQ OFF lamp	Ţ		
	1	(delayed)	ON		
1770	PC	Press and release ACME POWER SEQ OFF			
1780	PC	ACME POWER SEQ ON lamp	OFF		
1790	Œ	MODULE 1 through 7, CHANNEL 3			
	1	CH1 = 1, $CH2 = 0$ lamps	OFF		
1800	Œ	MODULE 1 through 7, CHANNEL 1			
		CH2 = 1, $CH3 = 0$ lamps	ON		
1810	PC	ACME POWER SEQ OFF lamp	ON		
1820	PC	Press and release ACME POWER			
	1	SEQ ON		1	
1825	PC	ACME POWER SEQ OFF lamp	OFF	1	
1830	PC	ACME POWER SEQ ON lamp	ON		
1840	PC	Press and release COMP POWER			
	1	SEQ ON		Ţ.	
1845	PC .	COMP POWER SEQ OFF lamp	OFF		
1850	PC	COMP POWER SEQ ON lamp	ON [.]	<u> </u>	
1860 18 7 0	IE UE	Press and release ERROR RESET Press and release COMPTR HALT/			
1000	.	MANUAL HALT		1	
1880	Œ	COMPTR HALT lamp	ON	ļ	
	1	MANUAL HALT lamp	OFF	·	
	· [I	i	
				<u> </u>	

Figure 7-13. Channel-Module Switching Checks (Sheet 10)

UNIT	IAME: I	LVDC MANUAL EXERCISER	UNIT NAME: LYDC MANUAL EXERGISER UNIT NO.							
STEP			NORMAL INDICATION	DATA						
10	TRMC	Press and release MEMORY SIM								
20	TRMC	MEMORY SIM lamp	ON							
30	TRMC	Tape Address Counter	Counting	 _						
40	Œ	INTC lamp (If ON perform 41 through 46)	9							
41	Œ	Press and release MANUAL HALT	`							
42	Œ	MANUAL HALT and COMPUTER								
	l i	HALT lamps	ON							
43	ΙE	INTC lamp	OFF							
44	ΙE	Press and release MANUAL/ COMPUTER HALT								
45	Œ	MANUAL and COMPUTER HALT lamp	s OFF							
46	Œ	COMPUTER ALARM lamp	ON							
50	MLDD	Press and release A2 and A3								
60	MLDD	COMMAND and COMPUTER A2 and A3 lamps	ON							
70	TRMC	Place Spare Probe (SP2) in TP 28								
80.	ΙE	Turn PHASE switch to C	*. *	:						
90	ΙE	Turn BIT GATE switch to 6		· ·						
100	Œ	Turn CLOCK switch to W								
110	MLDD	Turn DISPLAY SELECT switch to SP2								
120	MLDD	Press and release COMPUTER CONTROL ON/OFF								
130	MLDD	ON, ADVANCE and CST lamps	ON	,						
140	MLDD	Data 22, 23, 24, 25, and OP2 lamps	ON .							
150	TRMC	Tape Address counter 2^1 and 2^2 lamp	ON							
NOTE		When Tape Address counter lamps are referenced, lamps 28 through								
	1	2 ¹² may be either ON or OFF. There	ŀ							
	1	fore only lamps 2^0 through 2^7 will be								
	1	verified.	·							
160	ΙE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22, and 23	ON							
170	MLDD	Press and release ADVANCE/CST								
180	MLDD	ADVANCE lamp	ON .							
190	MLDD	DATA COMPUTER 22, 23, 24; 25, lamp	ON							
200	MLDD	OP2 and OP4 Computer lamps	ON							
210	MLDD	COMPUTER Al, A2 and A3 lamps	ON							
220	Œ	I/O Reg. No. 1 lamps 9, 10, 23 and 24								
230	TRMC	Tape Address 20, 21, and 22 lamps	ON							
	I		DCO-64-941							
	1	MILLIKILIMINIOIPIOIRIPAGEIO	والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع وا	UMBER						

Figure 7-14. Single Step Checks (Sheet 1 of 25)

UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP PANEL		NORMA PANEL OPERATION INDICATE			
240 250 251 255 256 260 265	M LDD MLDD MLDD IE: MLDD MLDD TRMC	Press and release PAST/PRESENT PAST lamp PRESENT lamp I/O Reg. No. 1 lamps 9, 10, 23 and 24 All Data Computer lamps ADVANCE lamp TAPE ADDRESS 20, 21 and 22	ON OFF ON OFF OFF		
*					
		·			
				·	
		· `.			
,			DCO-64-941		
Alala	lole le le	HIJKLMNOPQRPAGEO	E PAGES N	UMBER	

Figure 7-14. Single Step Checks (Sheet 2)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000							
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA			
SIEF	PANEL	OPERATION	INDICATION	DATA			
270	MLDD	COMPUTER Al, A2 and A3 lamps	OFF				
275	MLDD	COMMAND A2 and A3 lamps	ON				
280	MLDD	Press and release ADVANCE/CST	I				
290	MLDD						
	IE and						
	TRMC	All lamps	No Change				
300	MLDD	Press and release PAST/PRESENT					
310	MLDD	PRESENT lamp	ON				
320	MLDD	ADVANCE lamp	ON				
325	MLDD	PAST Lamp	OFF	· · · · · · · · · · · · · · · · · · ·			
330	MLDD	Press and release A5, 0A8 and 0A9					
340	MLDD	COMMAND A5, 0A8 and 0A9 lamps	ON				
350	MLDD	Press and release ADVANCE/CST					
360	Œ	I/O Reg. No. 1 lamps 4,7,9,11,					
		18, 21, 23, 25	ON				
370	E	ADDRESS A8 and A9 lamps	ON				
380	MLDD	COMPUTER OP2, OP3, 0A8 and	ON				
201	MLDD	0A9 lamps COMMAND A2, A3,A5,0A8, 0A9	ON				
381	MLDD	lamps	ON				
390	MLDD	COMPUTER A2, A3, A5, and A8 lamp	ON				
391	MLDD	ON, ADVANCE, CST lamps	ON				
400	TRMC	Tape Address 2^1 , 2^2 , 2^4 , and 2^7 lamps					
410	MLDD	Press and release ADVANCE/CST	0.1				
420	MLDD	Computer A1, A2, A3, A5, A8, 0A8,					
	,	0A9, OP2, OP3, and OP4	ON	:			
430	MLDD	All DATA COMPUTER lamps	ON				
431	Œ	A8 and A9 lamps	ON				
432	Œ	I/O Reg. No. 1 lamps 4,7,9,11,18,					
	ï.	21, 23, and 25	ON				
433	TRMC	Tape Address 2^3 , 2^4 and 2^7	ON				
440	MLDD	Press and release ADVANCE/CST					
450	MLDD	DATA COMPUTER 22, 23, 24, and	!				
		25 lamps	ON				
460	M LDD.	COMPUTER 0A8, 0A9, OP1, OP2,					
		OP4, Al, A4, A5, A8 and DS2 lamps	ON				
470	MLDD	COMMAND 0A8, 0A9, A2, A3 and	,				
	1	A5 lamps	ON				
471	MLDD	ON/ADV and CST	ON				
•		1	,				
	1						
	ججيب		PIRACES! N	UMBER			
AIBIC	DEF	HIJKLMNOPQR PAGE O	TIPAUED N	JMBEN -385-9414			

Figure 7-14. Single Step Checks (Sheet 3)

MT	ERNATION	IAL BUSINESS MACHINES-			
UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	PANEL OPERATION INDICA			
480	Œ	ADDRESS A8 and A9 lamp	ON	;	
490	TE ·	I/O Reg. No. 1 tamps 4, 7, 9, 11, 18			
		21, 23 and 25	ON		
500	TRMC	Tape Address 2^0 , 2^3 , 2^4 , and 2^7 lamp	ON		
510	MLDD	Press and release (4 times) ADVANCE/CST			
520	MLDD	COMPUTER 0A8, 0A9, OP1, OP2,	•		
320		OP3, A2, A3, A4, A5, A8	ON .		
521	MLDD	COMMAND A2, A3, A5, 0A8, and			
		0A9 lamps	ON		
522	MLDD	Computer Data Bits 22, 23, 24, and 25	ON		
523	MLDD	ADV - ON - CST lamps lamps	ON		
530	IE.	I/O Reg. No. 1 lamps 4,7,8,9,11,			
	ł	18, 21, 22, 23, and 25	ON		
531	IE.	A8 and A9 lamps	ON		
540	TRMC	Tape Address 2^{1} , 2^{2} , 2^{3} , 2^{4} and 2^{7}			
550	1,	lamps	ON		
550	MLDD	Press and release 0A8, 0A9, A3 A5 and A6	,	•	
560	MLDD	COMMAND 0A8, 0A9, A3, A5			
300	MLDD	lamps	OFF		
570	MLDD	COMMAND A6	ON		
580	MLDD	Press and release ADVANCE/CST			
590	MLDD	All DATA COMPUTER lamps	ON		
600	MLDD	COMPUTER and COMMAND A2 and			
		A6 lamps	ON		
601	MLDD	ON- ADV - CST tamp	ON		
610	Œ	I/O Reg. No. 1 lamps 7, 8, 9, 21,			
	1	22 and 23	ON	<u> </u>	
620	TRMC	Tape Address 20, 21 and 25 lamps	ON		
630	MLDD	Press and release A2, A3, A6 and 0A9		Í	
640 650	MLDD	COMMAND A2 and A6 lamps	OFF		
670	MLDD MLDD	COMMAND A3 and 0A9 lamps	ON		
680	MLDD	Press and release ADVANCE/CST ADVANCE and CST lamps	OFF	Į.	
681	MLDD	ON lamp	ON	<u> </u>	
690	TRMC	Tape Address Counter	Counting	}	
700	MLDD	Press and release 0A9	Journal	}	
710	MLDD	COMMAND 0A9 lamp	OFF	1	
			i		
	1	•	1	1	
	`1	· · · · · · · · · · · · · · · · · · ·	DCO-64-941	<u> </u>	
MAIG	DEF	MIJKLMMOPOR PASE O	PAGES N	UMBER	
X	121211	72	, , , , , , , , , , , , , , , , , , , ,	-385-9414	

Figure 7-14. Single Step Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	PANEL OPERATION		DATA	
730	TRMC	Tape Address 20 and 22 lamp	ON		
740	MLDD .	ADVANCE and CST lamps	ON		
750	MLDD	All DATA COMPUTER lamps	ON		
760	MLDD	COMPUTER A3 lamp	ON		
761	MLDD	COMPOTER AS lamp	ON		
770	Œ	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22 and 23	ON	<u>-</u>	
780	ML DD	Press and release 0Al and 0A4	ON	ļ	
790	MLDD	COMMAND 0A1 and 0A4 lamps	ON		
800	MLDD	Press and release DATA/INS	ON		
810	MLDD	DATA lamp	ON		
811	MLDD	INS lamp	OFF		
820	MLDD	Press and release ADVANCE/CST	OFF		
830	MLDD	DATA COMPUTER lamps 22, 23, 24,			
	WILDD	and 25	ON		
840	MLDD	COMPUTER 0A1, 0A4, OP2, A2 and	OIA		
2.10	WILDD	A3 lamps	ON		
841	MLDD	COMMAND OAl, OA4, A3 lamps	ON	} 	
842	IE	I/O Reg. No. 1 4,5,6,7,8,9,18,19,	014		
3 10	l	20, 21, 22, 23 lamps	ON		
850	TRMC	Tape Address 21 and 22 lamps	ON		
860	MLDD	Press and release A4			
870	MLDD	COMMAND A4 lamp	ON		
880	MLDD	Press and release ADVANCE/CST			
890	MLDD	COMPUTER 0A1, 0A4, OP2, OP4,			
5 70		Al, A2 and A3 lamps	ON		
891	MLDD	COMMAND 0A1, 0A4, A3, and A4	ON	 	
		lamps	ON		
892	MLDD	Computer Data Bits 22, 23, 24, and	OIV .	<u> </u>	
3,2	1	25 lamps	ON		
900	Œ	ADDRESS Al and A4 lamps and I/O			
/00	1	Reg. No. 1 lamps 9, 10, 23, and 24	ON	l .	
910	TRMC	Tape Address 20, 21 and 22 lamps	ON		
920	MLDD	Press and release DATA/INS	5 .11	 	
930	MLDD	INS lamp	ON	5	
940	MLDD	DATA lamp	OFF	}	
950	MLDD	Press and release 0Al and 0A4		}	
960	MLDD	COMMAND 0Al and 0A4 lamps	OFF	}	
970	MLDD	Press and release 0A2		}	
980	MLDD	COMMAND 0A2 lamp	ON		
; !		Command our manh			
			SIDACES! N	UMBER	
AIDIC	DIEIFIG	HIJKLMNOPORPASEO	T PAGES 7	UMBER 4-385-9414	

Figure 7-14. Single Step Checks (Sheet 5)

TEP		1	UNIT NO. 69020		
990	PANEL	OPERATION	NORMAL INDICATION	DATA	
	MLDD	Press and release ADVANCE/CST			
1000	MLDD	COMPUTER A4, 0A2, OPI and OP3			
	l .	lamps	ON		
1001	MLDD	COMMAND 0A2, A3 and A4 lamps	ON		
1002	MLDD	Computer Data Bits 22, 23, 24, 25	ON ·		
1003	MLDD	ON - CST - ADV lamps	ON		
1004	ΙE	I/O Reg. No. 1 lamps 9,10,23 and 24	ON		
1005	ΙE	Al and A4 lamps	ON		
1010	TRMC	Tape Address 23 lainp	ON		
1020	MLDD	Press and release A3, A4 and 0A2			
1030	MLDD	COMMAND A3, A4 and 0A2 lamps	OFF		
1040	TRMC	Press and release ADR5			
1650	TRMC	ADR5 lamp	ON		
1060	MLDD	Press and release DS3			
1070	MLDD	COMMAND, DS3 lamp	ON		
1686	MLDD	Press and release ADDRESS COMPT			
1090	MLDD	All DATA COMPUTER lamps	ON		
1100	MLDD	ADVANCE and CST lamps	OFF		
1101	MLDD	ON lamp	ON		
1110	ΙΈ	INTC lamp	ON		
1120	TRMC	Tape Address counter	Counting		
1130	MLDD	Press and release DS3 and DS4			
1140	MLDD	COMMAND DS3 lamp	OFF		
1141	MLDD	COMMAND DS4 lamp	ON		
1150	MLDD	Press and release ADDRESSCOMPTR		<u> </u>	
1160	MLDD	ADVANCE and CST lamps	ON		
1161	MLDD	ON lamp	ON		
1162	MLDD	ALL Data Computer lan.ps	ON	 	
1170	IE	INTC lamp	OFF		
1180	TRMC	Tape Address 2 ⁰ lamp	ON		
1190	Œ	I/O Reg. No. 1 tamps 4, 5, 6, 7, 8, 9,		l	
11.00	1	18.19, 20, 21, 22 and 23	ON	İ	
1200	MLDD	Press and release DS4	311		
1210	MLDD	COMMAND DS4 lamp	OFF -	i	
1220	MLDD	Press and release SINGLE STEP		 	
	WILDD	ON/OFF		l	
1230	MLDD	ON, ADVANCE and CST lamps	OFF	i	
1230	ימנודואי.	ON, ADVANCE and CS1 tamps	OFF		
	1				
	1		DCO-64-941	i	

Figure 7-14. Single Step Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
1231	MLDD	OFF lamp	ON		
1240	TRMC	Tape Address Counter	Counting		
1250	MLDD	Press and release STOP			
1260	MLDD	ON, ADVANCE and CST lamps	ON	<u> </u>	
NOTE		Some Instruction Address and OP			
	1	lamps will be ON at this time. The			
		Computer Tape Address counter will			
		conform to the COMPUTER lamps in			
1270	MLDD	the Instruction Address Register. Press and release ON/OFF			
1270	MLDD	ON, ADVANCE and CST lamps	OFF		
1281	MLDD	OFF lamp	ON		
1290	TRMC	Tape Address counter	Counting		
1300	MLDD	Press and release ON/OFF			
1310	MLDD	ON, ADVANCE and CST lamps	ON		
1311	MLDD	OFF lamp	OFF		
1312	MLDD	ALL Computer Data Bits	ON		
1313	Œ	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9,	ļ		
		18, 19, 20, 21, 22 _k 23	ON		
1320	TRMC	Tape Address 2 ⁰ lamp	ON		
1330	MLDD	Press and release (4 times) ADVANCE/CST			
1340	MLDD	COMPUTER Al, A2, A3, OP2 and		į	
	j	OP4 lamps	ON		
1341	MLDD	Computer Data Bits 22, 23, 24, 25	ON		
1342	Œ	I/O Reg. No. 1 lamps 9, 10, 23, and 24			
1343	TRMC	Tape Address Counter 2^0 , 2^1 and 2^2	ON		
1350	MLDD	Press and release DS 3 and 0A9	()	1	
1360	MLDD MLDD	COMMAND DS3 and 0A9 lamps Press and release ADVANCE/CST	ON		
1370 1380	MLDD	DATA COMPUTER lamps 22, 23, 24		I	
1 300	MILLOD	and 25	ON	ł	
1390	MLDD	COMPUTER A4, 0A9, OPl and OP3) ""		
	1	lamps	ON	İ	
1391	MLDD	COMMAND DS3, 0A9 lamps	ON		
1392	MLDD	Computer Data lamps 22, 23, 24, 25	ON		
1400	Œ	INTC lamp	ON		
1401	Œ	I/O Reg. No. 1 lamps 9,10,23 and 24	ON		
			·		
			S BAGES N	HIMBER	
ABC	DEF	HIJKLMNOPOR PAGE 0	PAGES A- 6	UMBER 4-385-9414	

Figure 7-14. Single Step Checks (Sheet 7)

INTE	RNATIO	NAL	BUSIN	ess i	MACH	INES-	-				
UNIT N	AME:	•	,						UNIT	NO.	
·											
				•					·		
	}.		No	Data o	n this	page		1			
					•						
ł Į									-		
			·								
		İ									
:										÷	
1	}										
ADC	DEF	GH	IJK	LM	NO	POR	PAGE 76	OF	PAGES		UMBER 64-385-9414

Figure 7-14. Single Step Checks (Sheet 8)

UNIT NAME: LYDC MANUAL EXERCISER UNIT NO. 690200					
			NORMAL		
STEP	PANEL	OPERATION	INDICATION	DATA	
1402	TRMC	20 and 23 lamps	ON		
1405	MLDD	Press and release 0A9			
1406	MLDD	COMMAND 0A9 lamp	OFF	Í	
1410	MLDD	Press and release DS3 and DS4			
1420	MLDD	COMMAND DS3 lamp	OFF	ŧ	
1430	MLDD	COMMAND DS4 lamp	ON		
1440	MLDD	Press and release ADDRESS COMPT	k		
1450	Œ	INTC lamp	OFF	<u></u>	
1460	MLDD	Press and release DS4			
1470	MLDD	COMMAND DS4 lamp	OFF		
1480	PC	Press and release COMPUTER	}		
	1	POWER SEQ OFF		1	
1490	PC	COMPUTER POWER SEQ ON lamp	OFF	Ł	
1495	MLDD	ON, ADVANCE and CST lamps	OFF		
1496	ΙE	Some ERROR lamps may light	1		
1497	MLDD	OFF lamp	ON		
1500	PC	COMPUTER POWER SEQ OFF lamp	,		
		(delayed)	ON	1	
1510	PC	Press and release COMP POWER			
	1	SEQ ON		Ī	
1520	PC	COMP POWER SEQ OFF lamp	OFF	1	
1530	PC	COMP POWER SEQ ON lamp	ON		
1540	Œ	Press and release ERROR RESET	1		
1541	ΙE	ALL ERROR lamps OFF with the			
	ŀ	exception of Computer Alarm which	•		
		may be ON or OFF	1	1	
1550	TRMC	Press and release FREE RUN SS	1	1	
1560	TRMC	FREE RUN SS lamp	ON	1	
1561	TRMC	MEMORY SIM lamp	OFF		
1562	TRMC	ML lamp	ON		
1563	Œ	Computer HUT lamp	ON		
1570	TRMC	Press and release MEMORY SIM	1	1	
1580	TRMC	MEMORY SIM lamp	ON	L	
1590	TRMC	ML lamp	OFF		
1600	TRMC	Tape Address Counter	Counting		
1610	ΙE	Press and release OP/TP		1	
1620	Œ	TP lamp	OFF		
1630	ΙE	OP lamp	ON		
1640	Œ	RESET PIOR lamp	Flashing		
1650	Œ	COMPTR HALT lamp	Flashing		
1660	MLDD	CST lamp	Flashing		
	i	1	Ī		

Figure 7-14. Single Step Checks (Sheet 9)

UNIT N	AME:	UNIT NO. 6902000			
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
1670	TRMC	Press and release FREE RUN SS	·		
1680	TRMC	FREE RUN SS lamp	OFF		
1690	Œ	RESET PIOR lamp	ON		
1700	Œ	COMPTR HALT lamp	OFF		
1710	MLDD	CST lamp	ON	[
1711	TRMC	Tape Address Counter	Stopped		
1720	Œ	Press and release OP/TP			
1730	Œ	OP lamp	OFF	l '	
1740	Œ	TP lamp	ON		
1750	Œ	Press and release RESET PIOR			
1760	Œ	RESET PIOR lamp	OFF	i	
1770	MLDD	CST lamp	OFF		
1780	TRMC	Tape Address Counter	· Counting		
1785	MLDD	Press and release COMMAND DIS- PLAY RESET			
1790	MLDD	Press and release ON/OFF	j		
1800	MLDD	ON, ADVANCE and CST lamps	ON		
1801	MLDD	ALL Computer Data Bits	ON		
1802	Œ	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9,			
	1	18, 19, 20, 21, 22, and 23	ON	1	
1810	TRMC	Tape ADDRESS 20 lamp	ON		
1811	TRMC	Press and release ADR 5			
1812	TRMC	ADR 5 lamp	OFF		
1820	MLDD	Press and release A2 and A3 lamps			
1830	MLDD	COMMAND lamps A2 and A3	ON	1	
1840	MLDD	Press and release ADVANCE/CST			
1850	MLDD	COMPUTER OP2, A2 and A3 lamps	ON		
1851	MLDD	COMMAND A2 and A3 lamps	ON		
1852	MLDD	Computer Data Bits 22, 23, 24 and 25	ON		
1853	MLDD	ON, ADVANCE and CST lamps	ON		
1854	Œ	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9,			
	1.	18, 19, 20, 21, 22 and 23	ON	1	
1855	TRMC	Address Counter 21, 22 lamps	ON		
1860	Œ	Press and release OP/TP			
1870	Œ	TP lamp	OFF	1	
1880	Œ	OP lamp	ON		
1890	MLDD	Press and release ADVANCE/CST	I		
1900	Œ	RESET PIOR lamp	ON		
1901	Œ	I/O Reg. No. 1 lamps 9, 10, 23 and 24			
i		1			
		· ·	DCO-64-941		
				<u> </u>	
ABC	DEF	BHIJKLMNOPOR PAGE	FIPAGES!	IUMBER 54-385-941	

Figure 7-14. Single Step Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:	LYDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DAT A
1910	MLDD	COMPUTER Al, A2, A3, OP2 and	·	
		OP4 lamps	ON	l
1911 1920	MLDD MLDD	COMMAND A2 and A3 lamps DATA COMPUTER lamps 22, 23, 24	ON	
		and 25	ON	j
1921	TRMC	Address Counter 2^0 , 2^1 , and 2^2	ON	
1930	TRMC	Remove Spare Probe from TP28	į	
1940	MLDD	Press and release DATA Bit Sign	i	i
1950	MLDD	DATA COMMAND SIGN lamp	ON	
1960	MLDD	Press and release ADDRESS COMPTR		
1970	Œ	RESET PIOR lamp	OFF	
1980	MLDD	Press and release (8 times) ADVANCE/CST		
1981	MLDD	ON - ADV - CST lamps	ON	1
1982	MLDD	Data Command Sign lamp	ON	
1983	MLDD	Computer A5 lamp	ON	<u> </u>
1984	IE	I/O Reg. No. 1 lamps 7 and 21	ON	
1990	Œ	RESET PIOR lamp	ON	
1991	TRMC	Address Counter 20 and 24	ON	
2000	MLDD	Press and release DATA Bits Sign and 25	· ·	
2010	MLDD	DATA COMMAND SIGN lamp	OFF	1
2020	MLDD	DATA COMMAND 25 lamp	ON	
2030	TRMC	Press and release ADR 5		
2040	TRMC	ADR 5 lamp	ON	
2060	Œ	RESET PIOR lamp	OFF(Dim)	
2070	MLDD	ON, ADVANCE and CST lamps	OFF	
2080	ΙE	COMPTR HALT lamp	ON	
2090	TRMC	Tape Address Counter	Counting	
2100	MLDD	Press and release DATA 25	1	
2110	MLDD	DATA COMMAND lamp 25	OFF	
2120	MLDD	Press and release DS1	ON	ł
2130	MLDD	COMMAND DSI lamp	ON	
2150	Œ	COMPTR HALT lamp	OFF.	
AIRIC	DEE	HIJKLMNOPORPAGE	F PAGES N	UMBER 64-385-9414

Figure 7-14. Single Step Checks (Sheet 11)

INIT	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2160	TRMC	Tape Address Counter .	Stopped	
2170	ΙΈ	RESET PIOR lamp	ON	
2180	MLDD	CST lamp	ON	
2190	PC	Press and release COMP POWER SEQ OFF		3
2200	PC	COMPUTER POWER SEQ ON lamp	OFF	
2210	ĪΕ	RESET PIOR lamp	OFF	·
2220	MLDD	CST lamp	OFF	
2230	TRMC	MEMORY SIM lamp	OFF	
2240	TRMC	ML lamp	ON	
2250	IE	Computer HALT lamp	ON	
2260	PC	COMP POWER SEQ OFF lamp	,	
		(delayed)	ON	
2271	1E	Press and release OP/TP		
2272	IE	OP lamp	OFF	ľ
2273	ΙE	TP lamp	ON	-
2280	PC	Press and release COMPUTER	· · · ·	
		POWER SEQ ON switch		ì
2290	PC	COMPUTER POWER SEQ OFF lamp	OFF	1
	1	COMPUTER POWER SEQ ON lamp	ON	!
2300	1 TE	Press and release ERROR RESET		†
2310	TRMC	Press and release MEMORY SIM		
2320	TRMC	MFMORY SIM lamp	ON	į.
2330	TRMC	ML lamp	OFF	
2350	MLDD	Press and release Data Bit 23	ter jirdir]
2360	MLDD	DATA COMMAND 23 lamp	ON	1
2370	MLDD	Press and release Address Computer		
2380	MLDD	CST lamp	ON	1
2390	MLDD	Press and release Data Bit 23		
2400	MLDD	DATA COMMAND 23 lamp	OFF	1
2410	TRMC	Tapo Address Counter	Stopped	
2420	MLDD	Press and release Data Bit 24		1
2430	MLDD	DATA COMMAND Bit 24 lamp	ON -	1_
2440	MLDD	Press and release Address Computer	·	
2450	MLDD	CST lamp	OFF	1
2460	TRMC	Address Counter	Counting	
2470	MLDD	Press and release Data Bit 24	[1
2480	MLDD	DATA COMMAND bit 24 lamp	OFF	
l			DCO -64-941	
Albio	la le le le	HIJKLMNOPORPAGEO	PAGES N	UMBER

Figure 7-14. Single Step Checks (Sheet 12)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000					
		LVDC MANUAL EXERCISER	JUNII NU.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
2 4 90	мLDĎ	Press and release Data Bit 23	·		
2500	MLDD	DATA COMMAND 23 lamp	ON		
2510	MLDD	Press and release Address Computer			
2520	MLDD	CST lamp	ON		
; 25 4 0	M LDD	Press and release DATA Bits 23 and 25			
2550	MLDD	DATA COMMAND 23 lamp	OFF		
2330	MLDD	DATA COMMAND 25 lamp	ON		
2560	MLDD	Press and release Address Computer	0.,		
2570	MLDD	CST lamp	OFF		
2580	IE	Computer HALT lamp	ON		
2590	TRMC	Address Counter	Counting		
2600	MLDD	Press and release Data Bit 25			
2610	MLDD	DATA COMMAND 25 lamp	OFF		
2 640 2650 2660	MLDD IE MLDD	Press and release Address Computer Computer HALT lamp Press and release 0A6	OFF		
2670	MLDD	0A6 Command lamp	ON		
2670 2680	MLDD	ON, CST and ADVANCE lamps	ON		
2690	IE IE	A6 lamp	ON		
20 <i>9</i> 0 2700	TRMC	Address Counter	Stopped		
2700	MLDD	Press and release 0A6	Stopped		
2720	MLDD	0A6 Command lamp	OFF		
2730	MLDD	Press and release Data Bit 25	J		
2740	MLDD	DATA COMMAND lamp 25	ON		
2750	MLDD	Press and release Address Computer			
2760	MLDD	ON, CST and ADVANCE lamps	OFF		
2770	ΙE	A6 lamp	OFF		
2775	Œ	Computer HALT lamp	ОИ		
2780	TRMC	Address Counter	Counting		
2790	MLDD	Press and release Data Bit 25]	ĺ	
2800	MLDD	DATA COMMAND 25 lamp	OFF		
2830	MLDD	Press and release Address Computer			
Alpic	DEF	HIJKLMNOPQRPAGEO	F PAGES N	UMBER 4-385-9414	
	121217		A- 6'	1-385-9414	

Figure 7-14. Single Step Checks (Sheet 13)

NIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDIC AT ION	DAT A
840	Œ	Computer HALT lamp	OFF	
2850	MLDD	Press and release DS1		
2860	MLDD	DS1 Command lamp	OFF	1
2870	MLDD	Press and release Data Bit 23		
2880	MI,DD	DATA COMMAND 23 lamp	ON	
2890	MLDD	Press and release Address Computer		
2900	MLDD	CST lamp	ON	
2910	TRMC	Tape Address Counter	Stopped	
2920	MLDD	Press and release Data Bit 23		
2930	MLDD	DATA COMMAND 23 lamp	OFF	i
2940	Œ	Press and release OP/TP		
2950	Œ	TP lamp	OFF	İ
2960	ΙE	OP lamp	ON	
2970	MLDD	Press and release DS 3		
2975	MLDD	DS3 Command lamp	ON	}
2980	MLDD	Press and release Address Computer		
2990	Œ	RESET PIOR and INTC lamps	ON	1
3000	MLDD	Press and release DS3		, , , , ,
3010	MLDD	DS3 Command lamp	OFF	1
3020	MLDD	Press and release Data Bit 24		· · · · · · ·
3030	MLDD	DATA COMMAND 24 lamp	ON	ł
3040	MLDD	Press and release Address Computer		
3050	MLDD	Press and release Data Bit 24		1
3060	MLDD	DATA COMMAND 24 lamp	OFF	1
3070	MLDD	Press and release DS4		
3080	MLDD	DS4 Command lamp	ON	
3090	MLDD	Press and release Address Computer	İ	
3100	ΙE	INTC lamp	OFF	1
3110	MLDD	Press and release DS4		
3120	MLDD	DS4 Command lamp	OFF	
3130	ΙE	Press and release OP/TP		
3140	ΙE	OP lamp	OFF	1
3150	Œ	TP lamp	ON	
3160	ΙE	Press and release RESET PIOR		
3170	ΙE	RESET PIOR lamp	OFF	1
3180	MLDD	CST lamp	OFF	
3190	TRMC	Address Counter	Counting	
3200	PC	Press and release COMP POWER		I
		SEQ OFF	I	1
3210	PC	COMP POWER SEQ ON lamp	OFF	1
Alaic	DEF	HIJKLMNOPOR PAGE O	F PAGES N	UMBER

Figure 7-14. Single Step Checks (Sheet 14)

UNIT N	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
		MANUAL PAERCISER	10	. ,
	i i		NORMAL	
STEP	PANEL	OPERATION	INDIC A'T ION	DATA
3220	PC	COMP POWER SEQ OFF lamp (delaye	d) ON	
3230	PC	Press and release ACME POWER		
	1 1	SEQ OFF		
3240	PC	ACME POWER SEQ ON lamp	OFF	
3250	PC	ACME POWER SEQ OFF lamp	ON	
3260	PC	Press and release Main Power OFF		
3270	PC	POWER ON lamp	OFF	
3280	PC	POWER OFF lamp	ON	
3290	PC	Pull Emergency Pull		
3300	PC	POWER OFF lamp	OFF	·
3310	01A	Remove jumper plug from J29 and		
3320	DC.	connect cable from J28 to J29		•
3330	PC PC	Press Emergency Pull	ON	
3340	PC	POWER OFF lamp Press and release Main Power ON	ON	
3350	PC	POWER OFF lamp	OFF	
3360	PC	POWER OF Tamp	ON	
3370	PC	ACME and COMPUTER POWER SEQ	ON	
3710	1 .	OFF lamps	ON ·	
3380	PC	Phase A, B, C and Fan lamps	ON	
3390	PC	Press and release ACME POWER		
33,		SEQ ON		
3400	PC	ACME POWER SEQ OFF lamp	OFF	
3410	PC	ACME POWER SEQ ON lamp	ON	
3420	PC	Press and release COMPUTER	·	
		POWER SEQ ON		
3430	PC	COMPUTER POWER SEQ OFF lamp	OFF	
3440	PC	COMPUTER POWER SEQ ON lamp	ON	
3450	MLDD	ON lamp	ON	
3460	ΙE	INTC lamp	ON	
3470	TRMC	DD lamp	ON	
3480	ΙE	Press and release ERROR RESET		
3490	ΙE	ERROR lamps	OFF	
3500	TRMC	Press and release MEMORY SIM		1
3510	TRMC	DD lamp	OFF	
35 <u>20</u>	TRMC	MEMORY SIM lamp	ON	Į.
5530	TRMC	Press and release ADR 5	ON	
35 11	TRMC	ADR 5 lamp	ON	····
3546	MLDD	Press and release DS 4	ON ·	
3550	MLDD	COMMAND DS4 lamp If SINGLE lamp is ON, press and	ON	
3551	MLDD	release REPEAT/SINGLE		
3552	MLDD	REPEAT lamp	ON	
	DEFE		BAGER N	UMBER

Figure 7-14. Single Step Checks (Sheet 15)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO.			UNIT NO.	690 2000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3560	MLDD	CST lamp	OFF	
3570	MLDD	Press and release Address Computer	1	
3580	IE	INTC lamp	OFF	
3590	MLDD	Press and release DS4	1	
3600	MLDD	DS4 Command lamp	OFF	•
3610	MLDD	ON, ADVANCE and CST lamps	ON	
3611	TRMC	Address Counter	Stopped	
3620	MLDD	Press and release ON/OFF	''	
3630	MLDD	OFF lamp	ON	
3640	MLDD	ON, CST and ADVANCE lamps	OFF	
3650	TRMC	Address Counter	Counting	
3651	TRMC	Place Spare Probe in TP28	1	
3652	MLDD	ALL Data Computer Bits	ON	
3660	MLDD	Press and release IS3	1	
3670	MLDD	IS3 Command lamp	ON	•
3680	MLDD	CST, ON and ADVANCE lamps.	ON	
3690	TRMC	Address Counter	Stopped	· · · · · · · · · · · · · · · · · · ·
3700	MLDD	Press and release IS3		
3710	MLDD	IS3 Command lamp	OFF	į.
3720	MLDD	Press and release IS1		
3730	MLDD	ISI Command lamp	ON	
3740	MLDD	ADVANCE lamp	OFF	
3750	MLDD	CST lamp (Dim)		
766	MLDD		ON	· · · · · · · · · · · · · · · · · · ·
3" 8 0	TRMC	Address Counter	Counting	
13790	MLDD	Press and release IS 1		
13800	MLDD		OFF	
3810	MLDD	ON, CST and ADVANCE lamps	ON	
3820	TRMC	Address Counter	Stopped	
3821	TRMC	GND Scope to ACME		
3822	TRMC		Approx. 0VDC	
382 3	TRMC	Place Scope probe in TP 47	Approx. OVDC	l
3830	MLDD	Press and release ON/OFF		ı
3840	MLDD	OFF lamp	ON	
3850	MLDD	ON, CST and ADVANCE lamps	OFF	
3860	TRMC	Address Counter	Counting	
3870	MLDD		ON	
3871	TRMC	Place Scope Probe in TP 46	Approx12VD	C
3872	TRMC		-12V	
B.		- tale blope I some in II II		
3873	TRMC	Remove Scope prebe and GND from	1	1.
	1	TP's	DCO-64-941	

Figure 7-14. Single Step Checks (Sheet 16)

INTE	RNATION	AL BUSINESS MACHINES-	
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO. 6902000
STEP	PANEL	OPERATION	NORMAL INDICATION DATA
3880 3890	MLDD	Press and release IS4 IS4 Command lamp	ои
	·		
· .			
			·
:			
		: -	
÷.			
ADC	DEF	HIJKLMNOPOR PAGE 84a	OF PAGES NUMBER

Figure 7-14. Single Step Checks (Sheet 17)

NIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3900	MLDD	CST lamp	ON	
1000	TRMC	Address Counter	Stopped	
4020	MLDD	Press and release IS4		
4030	MLDD	IS4 Command lamp	OFF	1
1040	MLDD	CST lamp	OFF	
4050	MLDD	ALL Computer Data lamps	ON	
4060	TRMC	Address Counter	Counting	
4070	TRMC	Remove Spare Probe from TP 28	J 554	
4080	PC	Press and release COMPUTER	1	!
	1 '	POWER SEQ OFF		i
4090	PC	COMPUTER POWER SEQ ON lamp	OFF	į
4100	PC	COMPUTER POWER SEQ OFF lamp	ļ ~	
1100		(delayed)	ON	ł
4110	PC	Press and release ACME POWER		
1110		SEQ OFF		1
4120	PC	ACME POWER SEQ ON lamp	OFF	1 .
4130	PC	ACME POWER SEQ OFF tamp	ON	
4140	PC	Press and release POWER OFF	I OIN	
4150	PC	POWER ON lamp	OFF	1
4160	PC	POWER OFF lamp	ON	}
4170	PC	Pull Emergency Pull	011	ļ
4180	PC	POWER OFF lamp	OFF	1
4190	01A	Remove cable from J28 to J29 and	OF F	
4170	UIA.		1	ŀ
4200	PC	connect Jumper plug to J29.		
4 200 4 210	PC	Push Emergency Pull switch POWER OFF lamp	ON .	1
4210 4220	PC	•	ON	
4220 4230	PC	Press and release POWER ON	OFF	
4230 4240	PC	POWER OFF lamp POWER ON, Phase A, B, C, FAN,	l of t	
7670	1 5	ACME and COMPUTER POWER		I
	l		ON	1
4250	PC	OFF lamps	UN	
3600	I FC	Press and release ACME POWER		
4260	PC	SEQ ON	OFF	l
4260 4270	PC	ACME POWER SEQ OFF lamp		
	PC	ACME POWER SEQ ON lamp	ON	
4280	PC	Press and release COMPUTER	1	1
4300	l _{DC}	POWER SEQ ON	000	I
4290	PC	COMPUTER POWER SEQ OFF lamp	OFF	
4 300	PC	COMPUTER POWER SEQ ON lamp	ON	
	- [HIJKLMNOPORPAGE		UMBER

Figure 7-14. Single Step Checks (Sheet 18)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4310	MLDI	Press and release ERROR OVER RIDE		
4315 : 4320	MLDD MLDD	ERROR OVER RIDE Press and release COMPUTER DISPLAY RESET and COMMAND DISPLAY RESET	ON	
4325 4330	IE IE	Press and release ERROR RESET All ERROR lamps	OFF	
4335 4340	TRMC TRMC	Press and release MEMORY SIM MEMORY SIM lamp	ON	
4345	TRMC	ML lamp	OFF	
4350	MLDD	Turn DISPLAY SELECT switch to AB DATA		• ;
4360 4370	M LDD MLDD	Press and release 0A9, A2 and A3 COMPUTER and COMMAND 0A9,		
4380	MLDD	COMMAND A2 and A3 Press and release Address Computer	ON	
4390	MLDD	Press and release SYL1		:
4400	MLDD	Computer SYL1, OP2, A2 and A3 lamps	ON "	
		·		
		. ·		
		·		
				1
			. "	
		ļ		
Alele	IDIEIFIC	HIJKLMNOPOR PAGE O	F PAGES N	UMBER
ABC	DEF	86	A- 64	-385-9414

Figure 7-14. Single Step Checks (Sheet 19)

UNIT NAME: LVDC MANUAL EXERCISER LIMIT NO 6902000				
UNII	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
TEP	PANEL	OPERA TION	INDICATION	DATA
410	MLDD	COMMAND SYLI	ON	
420	MLDD	COMPUTER and COMMAND SYLO	OFF	
4.130	MLDD	Data Computer Bits 9, 10, 23 and 24	ON	
4440	MLDD	Press and release A3 and A4	•	
4450	MLDD	COMMAND A3 lamp	OFF	
4460	MLDD	COMMAND A4 lamp	ON	
4470	MLDD	Press and release SYL1		
4480	MLDD	SYLI COMPUTER and COMMAND		
	1	lamps	OFF	
4490	MLDD	SYLO COMPUTER and COMMAND		
		lamps	ON	
4500	MLDD	A4, OP3, and 0A9 Computer lamps	ON	
4510	MLDD	A3 COMPUTER lamp	OFF	
4520	MLDD	Data computer bits 8, 9, 22, 23 lamps	ON	
4530	MLDD	Press and release Al		
4540	MLDD	COMMAND Al lamp	ON	
4550	MLDD	Press and release SYL1		
4560	MLDD	SYL1 COMMAND and COMPUTER		Ì
.,		lamps	ON	
4570	MLDD	SYLO COMMAND and COMPUTER		
• / / 0		lamps	OFF	_
4580	MLDD	COMPUTER At and OP4 lamps	ON	
4590	MLDD	Data Computer 8, 9, 22 and 23 lamps	ON	
4600	MLDD	Press and release Al and SYL1		
4610	MLDD	Computer and Command Al and SYLl	OFF	•
4620	MLDD	COMPUTER OP4	OFF	
4630	MLDD	Computer and Command SYL0	ON	
4640	MLDD	Data Computer 8, 9, 22 and 23	ON	
		24.2		
	1			
	1			
		•		
	j i		-	l
	1			
AIRI	DELETA	HIJKLMNOPQR PAGE OF	PAGES N	JMBER
	INICIA	NUTTIAL VIPLE INTO LA FINAL SAF OF	1, 200	-385-9414

Figure 7-14. Single Step Checks (Sheet 20)

UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STE P	PANEL	OPERATION	NORMAL INDICATION	DATA
4650	MLDD	Press and release A7, A2 and A1	·	
4660	MLDD	COMMAND and COMPUTER A7		
		and Al lamps	ON	
4670	MLDD	COMMAND and COMPUTER A2		
		lamp	OFF	
4680	MLDD	DATA COMPUTER 5,8,9,19,22		
		and 23 lamps	ON	
4690	MLDD	COMPUTER OP1, OP3, and OP4		
		lamps	ON	
4700	MLDD	Press and release COMPUTER	İ	
	ţ .	CONTROL ON/OFF		
4710	MLDD	OFF lamp	OFF	·
4720	MLDD	ON, ADVANCE and CST lamps	ON	
4730	TRMC	Tape Address Counter	Stopped	
4740	MLDD	Press and release A2		
4750	MLDD	COMMAND A2 lamp	ON	
4760	MLDD	Press and release SYLO/1		
4770	MLDD	COMMAND SYL1 lamp	ON	
4780	M.LDD	COMMAND SYLO lamp	OFF	
4790	MLDD	Press and release ADVANCE/CST		
4800	MLDD	COMPUTER OP3, OP4, A2 and		
		SYLl lamps	ON	
4810	MLDD	Press and release SYL 0/1 and A2		
4820	MLDD	COMMAND SYLl and A2 lamps	OFF	
48 30	MLDD	COMMAND SYLO lamp	ON	
4840	MLDD	Press and release ADVANCE/CST		
4850	MLDD	COMPUTER SYL1 and A2 lamps	OFF	
4860	MLDD	COMPUTER SYLO, OPI OP3,	0.1	[
1070	\(\(\nu_{1}\)\(\nu_{2}\}\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\}\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\}\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\}\(\nu_{2}\)\(\nu_{2}\)\(\nu_{2}\}\(\nu_{2}\)\(\nu_{2}	and OP4 lamps	ON	
4870	MLDD	DATA COMPUTER 5,8,11,19,22 and 25 lamps only	ON	
4880	MLDD	Press and release 0A7 and A2	ON	
4890	MLDD	COMMAND 0A7 and A2 lamps	ON	ł
4890	MLDD	Press and release ADDRESS	CN	ļ
¥ 70 0	MILDO	COMPTR		
4910	MLDD	All DATA COMPUTER lamps	OFF	1
4920	MLDD	Press and release ADVANCE/CST	1 5	
4930	MLDD	COMPUTER 0A7 and A2 lamps	ON	1
4940	MLDD	DATA COMPUTER lamps 11 and 25	ON	
4950	MLDD	COMPUTER OP1 lamp	OFF	
-,,,,		Comp of the contract of the co	~~~	
	1			<u> </u>
AIRIC	DE E	HIJKLMHOPORPAGEO	FIPAGES N	UMBER

Figure 7-14. Single Step Checks (Sheet 21)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4960	MLDD	Press and release Al		
4970	MLDD	COMMAND Al lamp	OFF	
4980	MLDD	Press and release ADVANCE/CST	•	
4990	MLDD	COMPUTER OP4 lamp	OFF of	÷., ;
5000	M LDD	DATA COMPUTER 5, 8, 10, 19, 22	, ,	
	ľ	and 24 lamps only	ON	
5010	MLDD	Press and release A2 and A3		
5020	MLDD	COMMAND A3 lamp	ON	j
5030	MLDD	COMMAND A2 lamp	OFF	
5040	MLDD	Press and release ADVANCE/CST	1 to 1 to 1 to 1 to 1 to 1 to 1 to 1 to	सी क्षेत्र
5050	MLDD	COMPUTER A3 lamp	ON	
5060	MLDD	COMPUTER A2 and OP3 lamps	OFF	
5070	MLDD	DATA COMPUTER 10 and 24		
	1	lamps only	ON .	1
5080	MLDD	Press and release A2 and A3		
5100	MLDD	COMMAND A2 lamp	ON	
5110	MLDD	COMMAND A3 lamp	OFF	
5120	MLDD	Press and release ADVANCE/CST		
5130	MLDD	COMPUTER OP3 and A2 lamps	ON	1
5140	MLDD	COMPUTER A3 lamp	OFF	
5150	MLDD	DATA COMPUTER 5, 8, 10, 19, 22 and		
		24 lamps only	ON	}
5160	MLDD	Press and release DATA SIGN		
5170	MLDD		ON	} ,
5180	MLDD	Press and release ADDRESS		<u> </u>
		COMPTR		
5190	MLDD	DATA COMMAND and COMPUTER	·	4
		SIGN lamp only	ON	
5200	MLDD	Press and release A2, A3 and SYL	1	
		0/1	1	Į.
5210	MLDD	COMMAND A3 and SYLl lamps	ON	
5220	MLDD	COMMAND A2 and SYLO lamps	OFF	
5230	MLDD	Press and release DATA SIGN		
5240	MLDD	DATA COMMAND SIGN lamp	OFF	}
5250	MLDD	Press and release ADVANCE/CST	I	
5260	MLDD	COMPUTER A3 and SYL1 lamps	ON	1
5270	MLDD	COMPUTER A2 and OP3 lamps	OFF	
5280	MLDD	DATA COMPUTER SIGN lamp	OFF	
5290	MLDD	DATA COMPUTER 10 and 24		
[lamps only	ON	1.
]	•	,	1	1
1.		1		1
I	1	BHIJKLMNOP OR PAGE	<u></u>	<u></u>

Figure 7-14. Single Step Checks (Sheet 22)

UNIT N	UNIT NAME: LVDC MANUAL EXERCISER			6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
5300	· MLDD	Press and release COMPUTER		
		CONTROL ON/OFF		
5310	MLDD	OFF lamp	ON .	
5320	MLDD	ON, ADVANCE and CST lamps	OFF	
5330	MLDD		·	·
		DISPLAY RESET		
5340	MLDD	All COMMAND and COMPUTER		
		lamps	OFF	
5350	MLDD	Press and release A2, A3, A5 and		·
5360		A8		
5 300	MLDD	COMMAND and COMPUTER A2, A3		
	i i	A5, A8 and COMPUTER OP2 and OP3 lamps	OM	
5370	MLDD	DATA COMPUTER 4, 7, 9, 10, 18, 21	ON	
5310	MLDD	23 and 24 lamps only	0.	
5380	MLDD	Press and release COMPUTER	0	
	MILDD	CONTROL ON/OFF		
5390	MLDD	OFF lamp	OFF	
5400	MLDD	ON, ADVANCE and CST lamps	ON	
5410	MLDD	Press and release ADVANCE/CST		
5420	MLDD	COMPUTER A1, A2, A3, A5, A8,		
		DS2, OP2, OP3 and OP4	ON	
5430	MLDD	DATA COMPUTER Lamps 4, 7, 9, 10,		
		11, 18, 21, 23, 24, and 25	ON	
5440	MLDD	Press and release ADVANCE/CST		
5450	MLDD	COMPUTER A4; A5, A8, DS2 and		
		OP1	ON	
5460	MLDD	DATA COMPUTER 4, 7, 8, 18, 21,		
	i	and 22 lamps only	ON	
5470	MLDD	Press and release PAST/PRESENT		
5480	MLDD	PRESENT and ADVANCE lamps	OFF	
5490	MLDD	PAST lamp	ON	
5500	MLDD	DATA COMPUTER 4,8,10,11,18,22		
	Į.	24 and 25 lamps only	ON	L
5510	MLDD	Turn WORD to T-1	1	[
5520	MLDD	COMPUTER A1, A2, A3, A5, A8, DS2,]	
F.F.3.0	,	OP2, OP3 and OP4 lamps	ON	
5530	MLDD	DATA COMPUTER 4, 7, 9, 10, 11, 18,		1
EEAO	,,,,,,,	21, 23, 24, and 25 lamps only	ON	
5540 ·	MLDD	Press and release PAST/PRESENT	OFF	1
5550	MLDD	PAST lamp	OFF	
		HIJKLMHOPORPAGE	. DCO-64-941	UMBER

Figure 7-14. Single Step Checks (Sheet 23)

MIDD	I TINL	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
MLDD	STEP	PANEL	OPERATION		DATA
Martiagn	5560	MLDD	PRESENT and ADVANCE lamps	ON	
MLDD			•		
COMPUTER CONTROL ON/OFF				ON	Ì
MIDD	5580	MLDD			
A5, A8 and COMPUTER OP2 and OP3 lamps 5600 MLDD DATA COMPUTER 4, 7, 9, 10, 18, 21, 23, and 24 lamps only 5610 MLDD Press and release 0A1, 0A2, 0A8 and 0A9 5620 MLDD COMMAND 0A1, 0A2, 0A8 and 0A9 lamps 5630 MLDD Press and release ADVANCE/CST 5640 MLDD COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only 5660 MLDD Press and release PAST/PRESENT 5660 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only 5700 MLDD Turn WORD to T 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps 5720 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps 5730 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only 5740 MLDD PRESENT and ADVANCE lamps 5750 MLDD PRESENT and ADVANCE lamps 5760 MLDD PAST lamp ON 5770 MLDD PAST lamp ON 5770 MLDD PRESENT and ADVANCE lamps 5760 MLDD PAST lamp ON 5770 MLDD PRESENT and ADVANCE lamps TON TON TON TON TON TON TON TO				·	ł
OP3 lamps	5590	MLDD		ļ	
5600 MLDD DATA COMPUTER 4,7,9,10,18,21, 23, and 24 lamps only ON 5610 MLDD Press and release 0A1, 0A2, 0A8 and 0A9 and 0A9 (A9 lamps) ON 5620 MLDD COMMAND 0A1, 0A2, 0A8 and 0A9 lamps ON 5630 MLDD Press and release ADVANCE/CST COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5640 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT ON 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5700 MLDD DATA COMPUTER 4,7,9,10,11,18, 21,23,24 and 25 lamps only ON 5710 MLDD COMPUTER A4,A5,A8,DS1, DS2, 0A1, 0A2,0A8,0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4,8,10,11,18, 22,24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp ON 5750 MLDD PRESENT and ADVANCE lamps ON 5760 <td< td=""><td></td><td>i</td><td></td><td></td><td>ł</td></td<>		i			ł
23, and 24 lamps only Press and release 0A1, 0A2, 0A8 and 0A9 5620 MLDD COMMAND 0A1, 0A2, 0A8 and 0A9 lamps ON 5630 MLDD Press and release ADVANCE/CST COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only Fress and release PAST/PRESENT ON 5660 MLDD PRESENT and ADVANCE lamps ON 5680 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only ON 5700 MLDD Turn WORD to T 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT 5740 MLDD PAST lamp ON 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD PRESENT and ADVANCE lamps ON 5770 MLDD PRESENT and ADVANCE lamps ON 5770 MLDD OATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5770 MLDD OATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5770 MLDD OATA COMPUTER 4, 7, 8, 18, 21 and CONTROL ON/OFF ON 5780 MLDD PRESENT and ADVANCE lamps ON 5770 MLDD PRESE AND RELEASE COMPUTER CONTROL ON/OFF 5780 MLDD OFF lamp ON, ADVANCE and CST lamps ON MLDD PRESS and release COMMAND		1		ON	
5610 MLDD Press and release 0A1, 0A2, 0A8 and 0A9 5620 MLDD COMMAND 0A1, 0A2, 0A8 and 0A9 lamps ON 5630 MLDD Press and release ADVANCE/CST COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT PAST AND ADVANCE lamps OFF 5670 MLDD PAST lamp ON 5690 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4,7,9,10,11,18, 21,23,24 and 25 lamps only ON 5700 MLDD Turn WORD to T TURN WORD to T TURN WORD TO TOWN TOWN TOWN TOWN TOWN TOWN TOWN T	5600	MLDD			
Second S				ON	<u> </u>
5620 MLDD COMMAND 0A1, 0A2, 0A8 and 0A9 lamps ON 5630 MLDD Press and release ADVANCE/CST COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT OFF 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PRESENT and ADVANCE lamps ON 5750 MLDD PRESENT and Release COMPUTER ON 5760 MLDD Press and release COMPUTER ON 5780 MLDD ON, A	5610	MLDD			Ī
0A9 lamps	r/ 30	1,41,55			1
5630 MLDD Press and release ADVANCE/CST 5640 MLDD COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT OFF 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp OFF 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF <td< td=""><td>5620</td><td>WIDD</td><td></td><td>ON</td><td>1</td></td<>	5620	WIDD		ON	1
5640 MLDD COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps ON 5650 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT OFF 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PRESENT and ADVANCE lamps ON 5750 MLDD PRESENT and ADVANCE lamps ON 5770 MLDD Press and release COMPUTER ON 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON	56.20	MIDD		ON	
0A1,0A2,0A8,0A9, OP2, OP3 and OP4 lamps OP4 lamps ON 5650 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only ON 5660 MLDD Press and release PAST/PRESENT FOR MLDD PAST lamp ON 5680 MLDD DATA COMPUTER 4,7,9,10,11,18, 21,23,24 and 25 lamps only ON 5700 MLDD Turn WORD to T 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2,0A8,0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4,8,10,11,18, 22,24 and 25 lamps only ON 5730 MLDD DATA COMPUTER 4,8,10,11,18, 22,24 and 25 lamps only ON 5730 MLDD PRESE AND PRESENT OFF 5740 MLDD PAST lamp OFF 5750 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps ON 5790 MLDD OFF lamp ON MLDD OFF lamp ON TOTAL ON ADVANCE and CST lamps ON DATA COMPUTER A4,7,8,18,21 and DON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE and CST lamps ON TOTAL ON ADVANCE AND ON TOTAL AND ADVANCE AND ON TOTAL ADVANCE AND ADVANCE AND ON TOTAL ADVANCE AND ADVANCE AND ON TOTAL ADVANCE AND ADVANCE AND ON TOTAL ADVANCE AND ADVANCE AND ADVANCE AND ADVANCE AND ADVANCE AND ADVANCE AND ADVANCE AND ADVANCE AND ADVA			Be the state of th		l
OP4 lamps	JU 1 0	MLDD		ł	·
5650 MLDD DATA COMPUTER 4,7,8,18,21 ON 5660 MLDD Press and release PAST/PRESENT ON 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST tamp ON 5690 MLDD DATA COMPUTER 4,7,9,10,11,18, 21,23,24 and 25 lamps only ON 5700 MLDD Turn WORD to T ON ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, OA1, 0A2, 0A8, 0A9 and OP1 lamps ON ON 5720 MLDD DATA COMPUTER 4,8,10,11,18, ON ON ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp OFF 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF ON 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON				ON .	1
and 22 lamps only Press and release PAST/PRESENT MLDD PRESENT and ADVANCE lamps MLDD PAST lamp MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only MLDD Turn WORD to T MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only MLDD PRESS and release PAST/PRESENT MLDD PAST lamp MLDD PAST lamp MLDD PRESENT and ADVANCE lamps MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only Press and release COMPUTER CONTROL ON/OFF MLDD ON, ADVANCE and CST lamps MLDD OFF lamp MLDD OFF lamp MLDD Press and release COMMAND	5650	MILDD	•) ON	
5660 MLDD Press and release PAST/PRESENT 5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4,7,9,10,11,18, ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, OA1, 0A2,0A8,0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, OA2, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp OFF 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF ON 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND ON	5050	222	· ·	ON	1
5670 MLDD PRESENT and ADVANCE lamps OFF 5680 MLDD PAST lamp ON 5690 MLDD DATA COMPUTER 4,7,9,10,11,18, ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, OA1, 0A2,0A8,0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp ON 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only 5770 MLDD Press and release COMPUTER OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND	5660	MLDD	g '		
5680 MLDD PAST tamp ON 5690 MLDD DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 tamps only ON 5700 MLDD Turn WORD to T ON 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 tamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 tamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST tamp ON 5750 MLDD PRESENT and ADVANCE tamps ON 5760 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 tamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF ON 5780 MLDD ON, ADVANCE and CST tamps OFF 5790 MLDD OFF tamp ON 5800 MLDD Press and release COMMAND ON		MLDD		OFF	İ
21,23,24 and 25 lamps only	5680	MLDD		ON	
5700 MLDD Turn WORD to T 5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT MLDD PAST lamp OFF 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD Press and release COMMAND	5690	MLDD	DATA COMPUTER 4,7,9,10,11,18,	ł	-
5710 MLDD COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps ON 5720 MLDD DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT OFF 5740 MLDD PAST lamp OFF 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only ON 5770 MLDD Press and release COMPUTER CONTROL ON/OFF OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND ON			21, 23, 24 and 25 lamps only	ON	1
0A1, 0A2, 0A8, 0A9 and OP1 lamps 5720 MLDD DATA COMPUTER 4,8,10,11,18, 22, 24 and 25 lamps only ON 5730 MLDD Press and release PAST/PRESENT 5740 MLDD PAST lamp 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD Press and release COMMAND	5700	MLDD	Turn WORD to T		
5720 MLDD DATA COMPUTER 4,8,10,11,18, 22,24 and 25 lamps only Press and release PAST/PRESENT MLDD PAST lamp MLDD PRESENT and ADVANCE lamps MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only Press and release COMPUTER CONTROL ON/OFF TROM MLDD ON, ADVANCE and CST lamps MLDD OFF lamp MLDD Press and release COMMAND	5710	MLDD	COMPUTER A4, A5, A8, DS1, DS2,	ì	ł
22, 24 and 25 lamps only Press and release PAST/PRESENT MLDD PAST lamp MLDD PRESENT and ADVANCE lamps MLDD DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only Press and release COMPUTER CONTROL ON/OFF ON MLDD ON, ADVANCE and CST lamps MLDD OFF lamp MLDD Press and release COMMAND			OA1, OA2, OA8, OA9 and OP1 lamps	ON	
5730 MLDD Press and release PAST/PRESENT 5740 MLDD PAST lamp 5750 MLDD PRESENT and ADVANCE lamps ON 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp 5800 MLDD Press and release COMMAND	5720	MLDD		Ì	
5740 MLDD PAST lamp 5750 MLDD PRESENT and ADVANCE lamps 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps MLDD OFF lamp 5800 MLDD Press and release COMMAND		1		ON	<u> </u>
5750 MLDD PRESENT and ADVANCE lamps 5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps 5790 MLDD OFF lamp 5800 MLDD Press and release COMMAND					1
5760 MLDD DATA COMPUTER 4,7,8,18,21 and 22 lamps only 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp 5800 MLDD Press and release COMMAND				· ·	
22 lamps only 5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps MLDD OFF lamp ON MLDD Press and release COMMAND	-			ON	<u></u>
5770 MLDD Press and release COMPUTER CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND	2/00	MLDD		ON	1
CONTROL ON/OFF 5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND	5770	MIDD	• '	I ON .	
5780 MLDD ON, ADVANCE and CST lamps OFF 5790 MLDD OFF lamp ON 5800 MLDD Press and release COMMAND	.,,,,	MILDO		1	1
5790 MLDD OFF lamp 5800 MLDD Press and release COMMAND	5780	MIDD		OFF	i
5800 MLDD Press and release COMMAND		1			!
		•			
DISPLAY RESET		1	DISPLAY RESET		i
		1 .	2.11 12021	<u></u>	<u> L</u>

Figure 7-14. Single Step Checks (Sheet 24)

INT	ERNATION	IAL BUSINESS MACHINES-	.,	, ÷ ·,
UNIT A	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
5810 5820 5830	TRMC TRMC TRMC	Press and release MEMORY SIM MEMORY SIM lamp ML lamp	OFF ON	
•				
	·			
ABC	DEF	HIJKLMNOPQRPAGE	OF PAGES N	IUMBER 4_385_9414_

Figure 7-14. Single Step Checks (Sheet 25)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 690				
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	Œ	TP lamp (Press and release TP/OP if OFF)	ON	
20	MLDD	DISPLAY SERIAL OUT lamp (Press	ON	l
30	TRMC	and release if ON) Press and release MEMORY SIM	OFF	
40	TRMC	MEMORY SIM lamp	ON	Į.
50	TRMC	Tape Address Counter	Counting	}
60	MLDD	Press and release A5 and A6	Counting	<u> </u>
70	MLDD	COMMAND and COMPUTER A5 and	İ	
	·	A6 lamps	ON	ļ
80	MLDD	Press and release SINGLE STEP ON/OFF		
90	MLDD	ON, ADVANCE and CST lamps	ON	,
100	Œ	I/O Reg. No. 2 lamps (Press and		
ı	1.	release if OFF)	ON	<u></u>
105	iE	Press and release I/O Reg. RESET	1	
106	Œ	All I/O Reg. No. 2 lamps	OFF	<u></u>
110	Œ	Press and release Bit 19		
120	Œ	I/O Reg. No. 2 Bit 19 lamp	ON	<u> </u>
121	MLDD	Press and release DATA 12, 13 and 14		
122	MLDD	DATA, COMMAND lamps 12,13 and 14		
123	MLDD	Press and release ERROR OVER RIDE (if OFF)		
124	MLDD	ERROR OVER RIDE lamp	ON	I
.125	MLDD	Press and release COMPTR DIS- PLAY RESET		
126	Œ	Press and release ERROR RESET	1	1
127	Œ	All ERROR lamps	OFF	L
130	MLDD	Press and release ADVANCE/CST (11 times)		
				I
٠		ì	1	
	I	· ·		1
	1			1
	1			
				1
			DCO-64-941	1
AIBIC		BHIJKUMNOPOR PAGE	ACIDADES! A	IUMBER

Figure 7-15. Past History Mode Checks (Sheet 1 of 12)

INT	RNATION	NAL BUSINESS MACHINES-		
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
140	MLDD	PRESS and hold PAST/PRESENT		
141	MLDD	PAST LAMP	ON	
142	MLDD	RELEASE PAST/PRESENT		
143	MLDD	PAST LAMP	ON	
144 145	MLDD MLDD	PRESS and hold PAST/PRESENT PAST LAMP	OFF	
145	MLDD	PRESENT LAMP	ON	
147	MLDD	RELEASE PAST/PRESENT	ON	
148	MLDD	PRESENT LAMP	ON	
149	MLDD	PRESS AND RELEASE PAST/		
	1	PRESENT		
150	MLDD	PAST LAMP	ON	
160	MLDD	Turn Display Select to AI3 Data		
170	MLDD	Turn WORD switch to T-1		
180	MLDD	DATA lamps 0, 7, 8, 9, 11, 20, 21, 22,		
		23, 25, and IS4, IS3, IS2, IS1,		
		DM3, DM2, DM1, DX, OP4, OP2,		
190	MLDD	A1, A3, A4, A5 and A6 Turn WORD switch to T-2	ON	
200	MLDD	DATA lainps 6, 7, 8, 9, 20, 21, 22		
200	MILDD	and 23	ON	1
210	MLDD	Turn WORD switch to T-3	"	
220	MLDD	DATA lamps 6, 7, 8, 10, 11, 20, 21, 22,		
1	1	24 and 25	ON	,
230	MLDD	Turn WORD switch to T-4	·	
240	MLDD	DATA lamps 6, 7, 8, 10, 20, 21, 22		
	1	and 24	ON	
250	MLDD	Turn WORD switch to T-5	ļ	
260	MLDD	DATA lamps 6,7,8,11,20,21,22	ON	
270	MLDD	and 25 Turn WORD switch to T-6	ON .	ļ
280	MLDD	DATA lamps 6, 7, 8, 20, 21 and 22	ON	Ì
290	MLDD	Turn WORD switch to T-7		<u> </u>
300	MLDD	DATA lamps, 6,7,9,10,11,20,21,		
		23, 24, and 25	ON	
3.10	MLDD	Turn WORD switch to T-8		
320	MLDD	DATA lamps 6, 7, 9, 10, 20, 21, 23	,	l
Ī		and 24	ON	
	1			
1	1	1		}
ł			•	
			sleesel N	IMAGE
ABC	DEF	HIJKLMNOPORPAGE	F PAGES N	UMBER -385-9414
X			IA- o'	

Figure 7-15. Past History Mode Checks (Sheet 2)

UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 690			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA			
330	MLDD	Turn WORD switch to T-9					
340	MLDD	DATA lamps 6, 7, 9, 11, 20, 21, 23					
*	<u> </u>	and 25	ON				
350	MLDD	Turn WORD switch to T-10					
360	MLDD	DATA lamps 6, 7, 9, 20, 21 and 23	ON				
370	MLDD	Turn WORD switch to T-11					
380	MLDD	DATA lamps 6, 7, 10, 11, 20, 21,					
		24 and 25	ON	·			
390	MLDD	Turn WORD switch to T-12	0				
400 401	MLDD	DATA lamps 6, 7, 10, 20, 21 and 24	ON	·			
401 402	MLDD MLDD	Turn WORD switch to T-13					
402	MLDD	DATA lamps 6,7,8,10,20,21, 22 and 24	ON	,			
403	MLDD	Turn WORD switch to T-14	ON				
103	MIDD	Turn word switch to 1-14					
404	MLDD	DATA lamps 6, 7, 8, 10, 20, 21,					
	i i	22 and 24	ON				
405	MLDD	Turn WORD switch to T-15					
406	MLDD	DATA lamps 6, 7, 8, 10, 20, 21,					
		22 and 24	ON	<u></u>			
410	MLDD	Turn DISPLAY SELECT to TRS					
420	MLDD	Turn WORD switch (CCW) to T					
430	MLDD	DATA lamps 6, 7, 8, 9, 10, 20, 21,	0.77	-			
440	Luin	22, 23, and 24	ON				
44 0 4 50	MLDD MLDD	Turn WORD switch to T-1					
450	MLDD	DATA lamps 6, 7, 8, 9, 11, 20, 21, 22, 23 and 25	ON				
460	MLDD	Turn DISPLAY SELECT TO MR1	ON				
4 70	MLDD	DATA lamp 19	ON	-			
4 80	MLDD	Turn DISPLAY SELECT TO MD7					
490	MLDD	DATA lamp 24	ON				
500	MLDD	Turn DISPLAY SELECT to PRO					
•							
•		,	•				
	[Į.				
			,				
	.]	·					
			1				
		·					
	أدود والمراجع ا	HIJKEMMOPORPACE		MBER			

Figure 7-15. Past History Mode Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-					
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
520	MLDD	DATA lamps 18,19 and 20	ON		
530	MLDD	Turn WORD switch to T-2			
540	MLDD	DATA lamps 4,5 and 6	ON		
550	MLDD	Press and release COMPUTER	·		
		CONTROL (ON/OFF)			
555	MLDD	PAST lamp	OFF		
560	MLDD	ON, ADVANCE and CST lamps	OFF		
570	MLDD	OFF lamp	ON		
580	MLDD	Press and release Al, A2, A3, A5			
500		and Ab	0.00		
590	MLDD	COMMAND A5 and A6 lamps	OFF		
600	MLDD	COMMAND A1, A2 and A3 lamps	ON		
610 620	MLDD MLDD	COMPUTER A1, A2 and A3 lamps Press and release COMPUTER	ON	Ī	
620	MLDD	CONTROL ON/OFF		•	
630	MLDD-	OFF lamp	OFF	1	
640	MLDD	ON, ADVANCE and CST lamps	ON	}	
650	IE .	Press and release I/O Reg. Reset)		
660	IE	I/O Reg. No. 2 lamps all	OFF	1	
670	MLDD	Press and release DATA 12,13 and 14	1		
680	MLDD	DATA COMMAND lamps all	OFF		
690	MLDD	Press and release ADVANCE/CST			
	1	(3 times)			
700	MLDD	COMPUTER A4, and A2 lamps	ON		
710	MLDD	Turn DISPLAY SELECT to MD7			
730	MLDD	All DATA lamps	OFF		
740	MLDD	Turn DISPLAY SELECT to MRI			
760	MLDD	All DATA lamps	OFF	ļ	
770	MLDD	Turn DISPLAY SELECT to PRO		1	
790	MLDD	All DATA lamps	OFF		
800	MLDD	Press and release DATA 12,13 and 14		j	
810	MLDD	DATA COMMAND lamps 12, 13 and 14	ON		
820	IE	Press and release I/O Reg. 4,7,10, 13,16,19,22 and 25		Ī	
830	ΙE	I/O Reg. No. 2 lamps 4, 7, 10, 13, 16,		1	
3,0	1 -	19, 22 and 25	ON	1	
i	1	,, as and as)	}	
	1			1	
		l	}	1	
	1			1	
	,		}	1	
		<u> </u>		<u> </u>	
ABIC	DEF	HIJKLMNOPQR PAGE	, , , , , , , , , , , , , , , , , , , ,	UMBER	
	 - - -	- 97	A- 64	-385-9414	

Figure 7-15. Past History Mode Checks (Sheet 4)

ITIN	NAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	_
STEP	PANEL	OPERATION	INDICATION	DATA
980	MLDD	Press and release ADVANCE/CST		
990	MLDD	Verify that lamps OP1, OP2, A2		
		A3 and A4 are ON If OFF, return	l	
1000]	to step 980	ON	
1000 1010	MLDD	Press and release PAST/PRESENT	OFF	
1010	MLDD MLDD	PRESENT lamp PAST lamp	OFF	
1030	MLDD	Turn DISPLAY SELECT to PRO	ON	
1031	MLDD	Turn WORD to T		
1040	MLDD	DATA lamps 18, 19 and 20	ON ·	
1050	MLDD	Turn WORD to T-1		
1060	MLDD	DATA lamps 15, 16 and 17	ON	
1070	MLDD	Turn WORD to T-2		
1080	MLDD	DATA lamps 1, 2 and 3	ON	
1210	MLDD	Turn WORD to T		
1220	MLDD	Turn DISPLAY SELECT to MD7	,	
1230	MLDD	DATA lamps 7, 10, 13, 16, 19, 22 and		
	1	25	ON	
1240	MLDD	Turn WORD to T-1		
1250	MLDD	DATA lamps 1, 6, 9, 12, 15, 18,		
	1	21 and 24	ON	
1480	MLDD	Turn DISPLAY SELECT to MR1		
1490 1500	MLDD MLDD	Turn WORD to T		
1500	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15, 18 and 21	ON	·
1510	MLDD	Turn WORD to T-1	ON	
1520	MLDD	DATA lamps SIGN, 3, 8, 11, 14, 17		
1320	1	20 and 23	ON	
1760	MLDD	Turn WORD to T		
	l l		1	
	ł			
				!
		•		
			·	,
	1		,	
	1			!
			1	1
	1		ŀ	ł
,	1	1	}	
	1		1	
-	.]		<u>l </u>	
ADI	DEF	BHIJKLMNOPOR PASE	F PAGES N	UMBER
	' - - 	98		1-385-941

Figure 7-15. Past History Mode Checks (Sheet 5)

UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000		
STEP	PANEL	OPER ATION	NORMAL INDICATION	DATA	
1770	MLDD	Press and release PAST/PRESENT			
1780	MLDD	PAST lamp	OFF		
1790	MLDD	PRESENT lamp	ON ·		
1800	MLDD	Press and release (2 times)			
		ADVANCE/CST			
1810	MLDD	A5 lamp	ON		
1820	MLDD	Press and release PAST/PRESENT			
1830	MLDD	PRESENT lamp	OFF		
18-10	MLDD	PAST lamp	ON		
1850	MLDD	Tarn WORD to T-1			
1860	MLDD	Turn DISPLAY SELECT to MD7			
1870	MLDD	DATA lamps 1, 6, 9, 12, 15, 18, 21			
	1	and 24	ON		
1880	MLDD	Turn DISPLAY SELECT to MRI		•	
1890	MLDD	DATA lamps SIGN, 3, 8, 11, 14, 17			
	1	20 and 23	ON		
1900	MLDD	Turn DISPLAY SELECT to PRO			
1910	MLDD	DATA lamps 15, 16 and 17	ON		
1920	MLDD	Turn WORD to T-8			
1930	MLDD	DATA lamps 1,2, and 3	ON		
1940	MLDD	Turn DISPLAY SELECT to MR1			
1950	MLDD	DATA lamps 2, 5, 10, 13, 16, 19			
	I	22 and 25	ON		
1960	MLDD	Turn DISPLAY SELECT to MD7			
1970	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15,	I		
		20 and 23	ON		
1980	MLDD	Turn DISPLAY SELECT to AB DATA			
1990	MLDD	Turn WORD to T			
2000	MLD D	Press and release PAST/PRESENT			
2010	MLDD	PAST LAMP	OFF		
2020	MLDD	PRESENT LAMP	ON	_	
2030	MLDD	Press ON/OFF			
2031	MLDD	OFF lamp	ON		
_	1	,	-		
	1				
			•		
	1	·			
		·			
	1			UMBER - 385-9414	

Figure 7-15. Past History Mode Checks (Sheet 6)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000							
TO MANUEL PARACIDER			CW WO.			EXERCISER ONL NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA			
2040	MLDD	ON, ADVANCE and CST lamps	OFF				
2050	MLDD	Press and release Al, A2, A3, A4		· · · · · · · · · · · · · · · · · · ·			
·		and A5					
2060	MLDD	COMMAND and COMPUTER A5 and					
		A4 lamps	ON				
2070	MLDD	Press and release COMPUTER					
2080	MLDD	CONTROL ON/OFF ON, ADVANCE and CST lamps	ON				
2080	MLDD	Turn DISPLAY SELECT TO MR1	ON				
2100	MLDD	Press and release PAST/PRESENT					
2200	MLDD	PAST lamp	ON				
2300	MLDD	PRESENT lamp	OFF				
2530	MLDD	Turn WORD to T-3					
2540	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15					
	1	18 and 21	ON				
2550	MLDD	Turn WORD to T-4					
2560	MLDD	DATA lamps 1, 4, 7, 10, 13, 16, 19,	ON				
2570	MLDD	and 24 Turn WORD to T-5	ON				
2570 2580	MLDD	DATA lamps 2, 5, 8, 11, 14, 17, 22					
2,300	MEDD	and 25	ON				
2590	MLDD	Turn WORD to T-6	J				
2600	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15,					
		20 and 23	ON	•			
2630	MLDD	Turn DISPLAY SELECT to MD7					
2640	MLDD	DATA lamps 2, 5, 8, 11, 14, 19, 22					
	1	and 25	ON				
2650	MLDD	Turn WORD to T-7					
2660	MLDD	DATA lamps 1, 4, 7, 10, 13, 16, 21,	ON				
		and 24	ON				
	ł						
AIBIC	DEF	HIJKLMNOPQRPAGEO	PAGES NU	IMBER			
X.		100	A- 64	-385-9414			

Figure 7-15. Past History Mode Checks (Sheet 7)

UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2730	MLDD	Press and release PAST/PRESENT		
2740	·MLDD	PAST lamp	OFF	ł
2750	MLDD	PRESENT lamp	ON	
2770	MLDD	Turn WORD to T		
2780	MLDD	Press and release (10 Times) ADVANCE / CST		
2790	MLDD	COMPUTER A2. A3 and A6 lamps	ON	
2791	MLDD	Press and release PAST 'PRESÊNT		
2792	MLDD	PRESENT lamp	OFF	
2793	MLDD	PAST lamp	ON .	
2800	MLDD	DATA lamps 7, 10, 13, 16, 19, 22		
	1	and 25	ON	
2810	MLDD	Turn DISPLAY SELECT to MR1		
2815	MLDD	Turn WORD to T-1		
2820	MLDD	DATA lamps 4, 7, 10, 13, 16, 19, 22		
	}	and 25	ON:	
2830	MLDD	Turn DISPLAY SELECT to PRO		
2840	MLDD	DATA lamps 18, 19 and 20	ON	
2850	MLDD	Turn DISPLAY SELECT to AI3 DATA		
2860	MLDD	Press and release COMPUTER CONTROL ON/OFF		
2870	MLDD	ON, ADVANCE and CST lamps	OFF	
2875	MLDD	PAST lamp	OFF	
2876	MLDD	PRESENT lamp	ON	
2880	MLDD	Press and release A5 and A6		
2890	MLDD	COMMAND A5 lamp	OFF	
2900	MLDD	COMMAND A4 and A6 lamps	ON	
2910	MLDD	COMPUTER A4 and A6 lamps	ON	L
2930	MLDD	Turn DISPLAY SELECT to PRO		l
2940	MLDD	Press and release COMPUTER	,	
3050	LUBB	CONTROL ON/OFF	ON	
2950 29 6 0	MLDD MLDD	ON, ADVANCE and CST lamps Press and release PAST/PRESENT	ON	
2960 2970	MLDD	PAST lamp	ON	
2970	M LDD	PRESENT lamp	OFF	
3030	MLDD	All DATA COMPUTER lamps	OFF	
3040	MLDD	Turn DISPLAY SELECT to MR1		
30.10	MLLDD	I din Displat select to MRI	_	l
		HIJKLMNOPQRPAGE O		UMBER

Figure 7-15. Past History Mode Checks (Sheet 8)

3051 3052 3053 3060 3070 3080 3090	PANEL MLDD MLDD MLDD MLDD MLDD MLDD	OPERATION All DATA COMPUTER lamps Press and release PAST/PRESENT PAST lamp PRESENT lamp Press and release ADVANCE/CST	NORMAL INDICATION OFF OFF ON	DATA
3051 3052 3053 3060 3070 3080 3090	MLDD MLDD MLDD MLDD MLDD	Press and release PAST/PRESENT PAST lamp PRESENT lamp Press and release ADVANCE/CST	OFF	
3051 3052 3053 3060 3070 3080 3090	MLDD MLDD MLDD MLDD MLDD	Press and release PAST/PRESENT PAST lamp PRESENT lamp Press and release ADVANCE/CST	= '	
3053 3060 3070 3080 3090	MLDD MLDD MLDD	PRESENT lamp Press and release ADVANCE/CST	= '	
3060 3070 3080 3090	MLDD MLDD	Press and release ADVANCE/CST	ON	
3070 3080 3090	MLDD			i
3080 3090				
3090		COMPUTER Al, A4 and A6 lamps	ON	
•	MLDD	Turn DISPLAY SELECT to MD7		
3100	MLDD	All DATA COMPUTER lamps	OFF	
	MLDD	Turn DISPLAY SELECT to PRO		
3110	MLDD	All DATA COMPUTER lamps	OFF	
3120	MLDD	Turn DISPLAY SELECT to AI3 DATA	·	
3130	MLDD	Turn WORD to T		
3140	MLDD	Press and release COMPUTER		ĺ
1		CONTROL ON/OFF		ĺ
3150	MLDD	ON, ADVANCE and CST lamps	OFF	i
3210	MLDD	Press and release 0A9		
3211	MLDD	Press and release EKROR OVER		ĺ
ì		RIDE		l
3212	MLDD	ERROR OVER RIDE lamp	OFF	ĺ
3212	MLDD	COMMAND 0A9 lamp	ON	
3214	Œ	COMPTR ALARM Jamp	OFF	
3240	MLDD	Press and release OA9		
3250	MLDD	COMMAND 0A9 lamp	OFF	á
3260	IE	COMPTR ALARM lamp	ON	l
3270	MLDD	Press and release 0A9		
3280	MLDD	COMMAND 0A9 lamp	ON	ŧ
2	MLDD	Press and release COMPTR DISPLAY		
		RESET	,	İ
3300	Œ	Press and release ERROR RESET		•
3310	ΙE	COMPTR ALARM lamp	OFF	
3320	MLDD	Press and release OA1		
3330	MLDD	COMMAND 0Al lamp	ON	ł
3340	ΙE	COMPTR ALARM lamp	ON	
-3 350	MLDD	Press and release OAl	1	

Figure 7-15. Past History Mode Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3360	MLDD	COMMAND 0A1	OFF	
3370	MLDD	Press and release COMPTR DISPLAT RESET		
3380	Œ	Press and release ERROR RESET		
3390	IE .	COMPTR ALARM lamp	OFF	
3400 3410	MLDD	Press and release 0A2	ON.	
3410	MLDD IE	COMMAND 0A2 lamp	ON ON	
3430	MLDD	COMPTR ALARM lamp Press and release 0A2	ON	
3440	MLDD	COMMAND 0A2 lamp	OFF	
3450	MLDD	Press and release COMPTR DIS- PLAY RESET	OFF	
3 4 60	Œ	Press and release ERROR RESET		·
3470	IE.	COMPTR ALARM lamp	OFF	
3480	Œ	MANUAL HALT lamp (Press and		
1	i .	release)	ON	
3490	MLDD	Press and release 0A9		
3500	MLDD	COMMAND 0A9 lamp	OFF	
3510	IE.	COMPTR ALARM lamp	OFF	
3520	MLDD	Press and release DISPLAY SERIAL - OUT		
3530	MLDD	DISPLAY SERIAL OUT lamp	ON	
3540	Œ	COMPTR ALARM lamp	ON	
3550	MLDD	Press and release DISPLAY SERIAL OUT		
3560 3570	MLDD	DISPLAY SERIAL OUT lamp	OFF	
3570	Œ	Press and release MANUAL HALT lamp		!
3571	I IE	MANUAL HALT lamp	OFF	
3572	MLDD	Press and release ERROR OVER] ~~~	
1		RIDE		
3573	MLDD	ERROR OVER RIDE lamp	ON	
l				
			DCO-64-941	
ABIC	DEFI	HIJKLMNOPQR PAGE O	F PAGES N	UMBER
	ĬĨĬĬ	103	A- 6	4-385-9414

Figure 7-15. Past History Mode Checks (Sheet 10)

JNIT I	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION .	NORMAL INDICATION	DATA
3580	MLDD	Press and release COMPTR DISPLAY RESET		
3590	Œ	Press and release ERROR RESET		
3600	ΙE	COMPTR ALARM lamp	OFF	
3630	IE .	Press and release I/O Reg. Reset		
3640	ΙE	All I/O REG. NO 2 lamps	OFF	
3650	MLDD	Press and release COMMAND DISPLAY RESET		
3660	MLDD	All DATA COMMAND lamps	OFF	ĺ
3670	MLDD	Press and release Al, A6, IS4 and		
		DM3		1
3680	MLDD	COMMAND and COMPUTER Al. Ac.		
	1	IS4 and DM3	ON	
3690	MLDD	Press and release SINGLE STEP ON/OFF		
3700	MLDD	ON, ADVANCE and CST lamps	ON]
3710	MLDD	Press and release ERROR OVER		
	1	RIDE	_	
3720	MLDD	ERROR OVER RIDE lamp	OFF	ļ
3730	Œ	Press and release I/O Reg. 4,7.10, 13.16.19,22 and 25		
3740	ΙE	I/O Reg. No. 2 lamps 4, 7, 10, 13, 16,		1
	1	19. 22 and 25	ON	
3750	MLDD	Press and release DATA COMMAND 12,13 and 14	·	
3760	MLDD	DATA COMMAND lamps 12, 13, 14	ON	1
3770	MLDD	Press and release Al, A2, A3, A4, IS4 and DM3		
3 78 0	MLDD	COMMAND IS4 and DM3 lamps	OFF	
3790	MLDD	COMMAND lamps A2, A3, A4, and A6	ON	·
3800	MLDD	Press and release ADVANCE/CST		
3810	MLDD	COMPUTER Address A2, A3, A4]
		and A6	ON	
3820	Œ	INTC and COMPUTER ALARM lamps	ON	<u></u>
38 30	MLDD	ADVANCE lamp	OFF	
3840	MLDD	Press and release 0A9	ON	1
3850	MLDD	COMMAND 0A9	ON	
				1
			DCO-64-941	

Figure 7-15. Past History Mode Checks (Sheet 11)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	IAME;	LVDC MANUAL EXERCISER	UNIT NO.	6902000
	,	-	NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
3860	MLDD	ADVANCE tamp	ON	
3880	MLDD	Press and release PAST/PRESENT		
3890	MLDD	PAST lamp	ON	
3900 3910	MLDD	Turn DISPLAY SELECT to AI3 DATA	·	
3910	MLDD MLDD	Turn WORD to T-7 COMPUTER DATA lamps 6,9,10,11,		
3720	MLDD	20, 23, 24, and 25	ON	
3930	MLDD	COMPUTER Address lamps A1, A2,	0.0	
0,30	222	A3, A6, OP2, OP4	ON	
3940	MLDD	Turn DISPLAY SELECT to MD7		
-3950	MLDD	COMPUTER DATA lamps 1,4,7,10,		
	1	13,18,21, and 24	ON	
3960	MLDD	Turn DISPLAY SELECT to MR1		
3970	MLDD	COMPUTER DATA lamps 1,6,9,12,		
	Į.	15, 18, 21, and 24	ON	
3980	MLDD	Tarn DISPLAY SELECT to PRO	0.11	
3990	MLDD	COMPUTER DATA lamps 15, 16, 17	ON	
4000	MLDD	Press and release ERROR OVER RIDE		
4010	MLDD	ERROR OVER RIDE lamp	ON	
4020	MLDD	Press and release COMPTR	9 71	
- 0 - 0		DISPLAY RESET		
4 030	DΕ	Press and release ERROR RESET		
4040	ΙE	COMPTR ALARM lamp	OFF	
4050	MLDD	Press and release COMPUTER		
1	ł	CONTROL ON/OFF		<u> </u>
4060	M LDD	ON, ADVANCE and CST lamps	OFF	
4070	TRMC	Press and release MEMORY SIM	OFF	i
4080 4090	TRMC TRMC	MEMORY SIM lamp ML lamp	OFF ON	
4070	TRIVIO	MIL tamp	ON	
4100	MLDD	Verify that Address Counter will not		<u> </u>
		step when ADVANCE/CST is	Not	
Ī	ì	depressed	Advance:	1
4110	MLDD	Press and release ERROR OVER	1	
	•	RIDE	İ	1
4120	MLDD	ERROR OVER FIDE lamp	OFF	
4130	MLDD	Press and release COMMAND		
41.40		DISPLAY RESET		
4140	Œ	Press and release DATA ADAPTER		
4150	IE	INTERFACE EXERCISER-RESET All I/O Reg. No. 2 lamps	OFF	
J				<u> </u>
ARC	DEF	BHIJKLMNOPOR PAGE O	F PAGES N	UMBER
	 	105	A- 6	4-385-9414
X	1.1.1.1.1.	سائده ويستاه والمراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع		

Figure 7-15. Past History Mode Checks (Sheet 12)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO			UNIT NO.	0. 6902000	
STEP	PANE L	OPERATION	NORMAL INDICATION	DATA	
05	Œ	Press and release MANUAL HALT			
06	Œ	MANUAL HALT lamp	OFF		
10	MLDD	Press and release COMPTR DIS- PLAY RESET and COMMAND DIS- PLAY RESET		,	
20	TRMC	Press and release MEMORY SIM	·		
30	TRMC	MEMORY SIM lamp	ON		
40	TRMC	ML lamp	OFF		
50	Œ	COMPUTER ALARM	ON		
60	Œ	INTC lamp	ON		
70	MLDD	Turn DISPLAY SELECT switch to TRS			
80	MLDD	Press and release Al through A5		1	
90	MLDD	COMMAND and COMPUTER Al through A5 lamps	ON		
100	MLDD	COMPUTER OP1, OP2, OP3, OP4 lamps	ON		
110	MLDD	DATA COMPUTER lamps 7,8,9,10, 11,21,22,23,24 and 25	ON		
120	MLDD	Turn DISPLAY SELECT switch to AI3 DATA			
130	MLDD	Press and release Al, A4, A5 and A6	l .		
140	MLDD	COMMAND and COMPUTER lamps A2, A3 and A6	ON		
150	MLDD	COMPUTER lamp OP2	ON		
160	MLDD	COMPUTER DATA lamps 6, 9, 10, 20, 23 and 24	ON		
170	MLDD	Press and release A2, A3, A4, A5 and A6			
180	MLDD	COMMAND and COMPUTER lamps		•	
	1	A4 and A5	ON	1	
190	MLDD	COMPUTER lamp OP1	ON		
200	MLDD	COMPUTER DATA lamps 7,8,21 and 22	ON		
210	MLDD	Turn WORD switch to T-7	1		
220	MLDD	Press and release A2 and A4	· ·	1	
230	MLDD	COMMAND and COMPUTER lamps A2 and A5	ON		
240	MLDD	COMPUTER lamp OP3	ON		
250	MLDD	COMPUTER DATA lamps 7,10,21 and 24	ON		
	I			 	
	1	<u> </u>	DCO-64-941	<u> </u>	

Figure 7-16. Data Register Checks (Sheet 1 of 15)

UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANE L	OPERATION	NORMAL INDICATION	DATA
260	MLDD	Turn WORD switch to T		
270	MLDD	Turn Display Select switch to Al3 IA		
280	MLDD	Press and release A7, A6, A5, A4, A2		İ
		and Al		
290	MLDD	COMMAND and COMPUTER lamps		
		A7, A6, A4 and A1	· ON	
300	MLDD	COMPUTER lamps OP1, OP3 and OP4	ON	
310	MLDD	Computer Data lamps SIGN, 1 and 3	ON	
	1	Lamps 9 through 25 may or may not		
	1	be lit.		
320	MLDD	Press and hold Repeat/Single		_
330	MLDD	SINGLE lamp	ON	·
340	MLDD	REPEAT lamp	OFF	
350	MLDD	Release Repeat/Single		
360	MLDD	Single and Repeat lamps	Unchanged	
370	MLDD	Torn Display Select switch to TRS		
380	MLDD	Press and release A2 through A8		
390	MLDD	Press and release $0A8$ and $0A3$		
400	MLDD	COMMAND lamps A8, A5, A3, A2, A1,	!	
		$0 extsf{A8}$ and $0 extsf{A}^{ij}$	ON	
410	IE	Lamps A8 and A9	ON	
420	MLDD	Press and hold Computer Display Reset		
430	MLDD	Computer lamps A8, A5, A3, A2, A1,		
	\	UA8,UA9, OP2, OP3 and OP4	ON	1
440	MLDD	Computer Data lamps 4, 7, 8, 18, 21	•	
	1	and 22	ON	
450.	MLDD	Release Computer Display Reset		
460	MLDD	Lamp status	Unchanged	
470	MLDD	Tern Display Select switch to AB		1
1		DATA		j
480	MLDD	Press and release A6		·
{	}	·	,	
}				l
1	1			1
	i		,	I
ł	1		> •	1
ŀ			٠	1
ł	1		·	1
l	1		į	1
]			DCO-64-941	
-		GHIJKLM NOPOR PAGE O	FIRAGES! N	UMBER

Figure 7-16. Data Register Checks (Sheet 2)

JNIT. N	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
490	MLDD	COMMAND lamp A6	ON		
500	MLDD	Press and release Computer Display	-i		
	<u> </u>	Reset	į.		
1510	MLDD	Computer lamps A8, A6, A5, A3, A2			
	1	and Al	ON		
520	MLDD	Computer Data lamps 4.6,7.8,13,			
	1	20, 21 and 22	ON		
530	MLDD	Turn Display Select switch To AI 3 IA			
540	MLDD	Press and release A7 and A6	i		
550	MLDD	COMMAND lamps A1, A2, A3, A5, A7			
		and A8	-ON		
560	MLDD	Press and release Computer Display	10.1		
		Reset	į		
570	MLDD	Computer lamps A8, A7, A5, A3, A2,	·		
., .		Al, OP2, OP3 and OP4	ON		
580	MLDD	Computer Data lamps SIGN, 2,4,5	}		
300		and b	ON		
585	MLDD	Lamps 9 through 25	ON ON		
590	MLDD	Press and release Al through A8,			
	MEDD	0A8 and 0A9			
600	MLDD	COMMAND lamps A4 and A6	ON		
610	MLDD	Turn Display Select switch to AI3	ON		
010	MLDD	DATA			
620	MLDD	Press and hold Repeat/Single	į		
630	MLDD	REPEAT lamp	ON		
640	MLDD	SINGLE lamp	OFF		
650	MLDD	Computer lamps A4 and A6, OP1	OFF		
	MEDI	and OP3	ON		
660	MLDD	·	ON		
000	MLDD	Computer Data lamps 6, 8, 9, 20, 22 and 23	ON		
670	MLDD	Release Repeat/Single	ON		
680	MLDD		Hugh mad		
690	MLDD	Lamp status Turn Display Select switch to HOPC1	Unchanged		
700	MLDD	Press and release Data 2,4.9,16.			
100	MLDD	and 18			
710	MLDD	· ·	,		
710	MLDD	Data Command and Computer lamps	ON	· [
720	MLDD	2, 4, 9, 16 and 18	ON		
120	MLDD	Computer Data Adr. DS4, DS2 and			
730	MIDD	DX lamps	ON		
130	MLDD	Computer Data Adr. SX lamp	OFF		
	ļ	į į			
	ı		DCO-64-941		
		BHIJKLMNOPQR PAGE OF	DACEE N	JMBER	

Figure 7-16. Data Register Checks (Sheet 3)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
740	MLDD	Press and release REPEAT/SINGLE		
750	MLDD	SINGLE lamp	ON	<u></u>
760	MLDD	REPEAT lamp	OFF	
770	MLDD	Press and release A8, A5, A4, A3, A2		
		and Al, 0A9,0A8,0A2 and 0Al		
780	MLDD	COMMAND lamps A8, A6, A 5, A3, A2,		
		A1,0A9,0A8,0A2 and 0A1	ON	
790	Œ	Lamps Al, A2, A8 and A9	ON	
800	MLDD	Press and release COMPUTER DIS-		
		PLAY RESET		
810	MLDD	COMPUTER DATA lamps SIGN, 5,		
ł		12,14, 24 and 25	ON	
820	MLDD	COMPUTER lamps 0A9, 0A8, 0A2,		
ł		0A1, A8, A6, A5, A3, A2, A1, OP2, OP3,		
		and OP4	ON	
830	MLDD	Press and release COMMAND and		
1	1	COMPUTER DISPLAY RESETS		
840	MLDD	All Computer Data lamps	OFF	
850	MLDD	COMMAND and COMPUTER lamps		
1		Al through A8, OAl through OA9,		
.		DS1 through DS4 and DX	OFF	
860	MLDD	COMMAND and COMPUTER SX lamp	ON	
870	MLDD	Press and release REPEAT/SINGLE		
880	MLDD	REPEAT lamp	ON	
890	MLDD	SINGLE lamp	OFF	
900	MLDD	Turn DISPLAY SELECT switch to MD7		
910	MLDD	Press and release A2, A3, and A4		ľ
920	MLDD	COMMAND and COMPUTER A2, A3]
1		and A4 lamps	ON	
930	MLDD	COMPUTER lamps OP1 and OP2	ON	
940	MLDD	Press and release ON/OFF		
950	MLDD	ON, ADVANCE and CST lamps	ON	
955	Œ	Press and release I/O Reg. No. 2		
956	Œ	I/O Reg. No. 2 lamp	ON	1
960	Œ	Press and release I/O Reg. Bit 25		
970	Œ	I/O Reg. No. 2 lamp 25	ON	
980	MLDD	Press and release ON/OFF	1	
990	MLDD	ON, ADVANCE and CST lamps	OFF.	Ì
1000	MLDD	OFF lamp	ON	
1010	MLDD	All Computer Data lamps	OFF	[
			DCO-64-941	
Alela	DEEL	HIJKLMNOPORPAGEO		UMBER
Plate	Inle La la	IN I J K L IM RO P O K PAGE O	΄ ΄ Τ΄ ΄ ΄ ΄ Δ - ΄ ΄ ΄	4-385-9414
X		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

Figure 7-16. Data Register Checks (Sheet 4)

INT	RNATION	IAL BUSINESS MACHINES-		
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1020 1030 1040 1050	MLDD MLDD MLDD	Turn WORD switch to T-1 Computer Data lamp 1 TURN WORD switch to T-2 Computer Data lamp 3	ON ON	
		·	DCO-64-941	
ABC	DEF	HIJKLMNOPOR PAGE 110a	OF PAGES NI	JMBER -385-9414

Figure 7-16. Data Register Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1060	MLDD	Turn WORD switch to T-3		
1070	MLDD	Computer Data lamp 5	ON	
1080	MLDD	Turn WORD switch to T-4	1	
1090	MLDD	Computer Dat a lamp 7	ON	
1100	MLDD	Turn WORD switch to T-5		
1110	MLDD	Computer Data lamp 9	ON	
1120	MLDD	Turn WORD switch to T-6		
1130	WLDD	Computer Data lamp 11	ON	
1140	MLDD	Turn WORD switch to T-7	1	
1150	MLDD	Computer Data lamp 13	ON	
1160	MLDD	Turn WORD switch to T-8	0.77	
1170	MLDD	Computer Data lamp 15	ON	
1180	MLDD	Turn WORD switch to T-9	011	1
1190	MLDD	Computer DATA lamp 17	ON	
1200 1210	MLDD MLDD	Turn WORD switch to T-10 Computer Data lamp 19	ON	1
1210	MLDD	Turn WORD switch to T-11	ON	
1230	MLDD	Computer Data lamp 21	ON	
1240	MLDD	Turn WORD switch to T-12	ON .	
1250	MLDD	Computer Data lamp 23	ON	1
1260	MLDD	Turn Display Select switch to MR1		
1270	MLDD	Turn WORD switch to T-1	1	1
1280	MLDD	Computer Data lamp 3	ON	Ì
1290	MLDD	Turn WORD switch to T-2		
1300	MLDD	Computer Data lamp 7	ON	
1310	MLDD	Turn WORD switch to T-3		
1320	MLDD	Computer Data lamp 11	ON	
1330	MLDD	Turn WORD switch to T-4	. [
1340	MLDD	Computer Data lamp 15	ON	į
1350	MLDD	Turn WORD switch to T-5	1	1
1360	MLDD	Computer Data lamp 19	ON	
1370	MLDD	Turn WORD switch to T-6	1	
1380	MLDD	Computer Data lamp 23	ON	L
1390	MLDD	Turn WORD switch to T-7	1	
1400	MLDD	Computer Data lamp l	ON	
1410	MLDD	Turn WORD switch to T-8		1
1420	MLDD	Computer Data lamp 5	ON	<u> </u>
1430	MLDD	Turn WORD switch to T-9		
1440	MLDD	Computer Data lamp 9	ON	L
1450	MLDD	Turn WORD switch to T-10		Į.
1460	WLDD	Computer Data lamp 13	ON	
	1	i		<u> </u>
		HIJKLMNOPOR PAGE	SE DAGES N	UMBER

Figure 7-16. Data Register Checks (Sheet 6)

JNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1470	MLDD	T :rn WORD switch to T-11		
1480	MLDD	Computer Data lamp 17	ON	
1490	MLDD	Turn WORD switch to T		
1500	MLDD	Computer Data lamp 21	ON	
1510	MLDD	Turn Display Select switch to PRO		
1520	MLDD	Press and release Data Bit 17		
1530	MLDD	Data Command lamp 17 and Data	ì	
		Computer lamp 23	ON	
1540	MLDD	Press and release A2, A3, and A5		
1550	MLDD	COMMAND and COMPUTER lamps	,	
	1	A4 and A5	ON	
1560	MLDD	COMPUTER lamps OPI, DM2 and	1	
		Data Adr. DX	ON	
1570	MLDD	Turn Display Select switch to TRS		· · · · · · · · · · · · · · · · · · ·
1580	MLDD	Computer Data lamps 7, 8, 21 and 22	ON	
1590	MLDD	Command Data lamp 17	ON	
1600	MLDD	Turn Display Select switch to PRO		
1610	MLDD	Turn WORD switch to T-2	į į	
1620	MLDD	Computer Data lamp 9	ON	
1630	MLDD	Turn Display Select switch to MD7		 -
1640	MLDD	Trn WORD switch to T		
1650	MLDD	ALL Computer Data lamps	OFF	
1660	MLDD	Turn WORD switch to T-1		
1670	MLDD	Computer Data lamp 4	ON	
1680	MLDD	Turn WORD switch to T-2		-
1690	MLDD	Computer Data lamp 6	ON	
1700	MLDD	Turn WORD switch to T-3	0.1.	
1710	MLDD	Computer Data lamp 8	ON	
1720	MLDD	Turn WORD switch to T-4	011	· -
1730	MLDD	Computer Data lamp 10	ON	
1740	MLDD	Turn WORD switch to T-5	O''	
1750	MLDD	Computer Data lamp 12	ON	
1760	MLDD	Turn WORD switch to T-6	O.	
1770	MLDD	Computer Data lamp 14	ON	
1780	MLDD	Turn WORD switch to T-7	0.1	
1790	MLDD	Computer Data lamp 16	ON	1
1800	MLDD	Turn WORD switch to T-8	O'N]
1810	MLDD	Computer Data lamp 18	ON	ŧ
1820	MLDD	Turn WORD switch to T		}
1830	MLDD	The state of the s	OFF	}
#U JU	MITTID	ALL Computer Data lamps	OFF	ļ
		HIJKLMNOPOR PAGE O		UMBER

Figure 7-16. Data Register Checks (Sheet 7)

JNIT I	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1840	MLDD	Turn Display Select switch to MR1		
1850	MLDD	Computer Data lamp 25	ON	1
1860	MLDD	Turn WORD switch to T-1	<u>†</u>	
1870	MLDD	Computer Data lamp 25	ON	
1880	MLDD	Turn WORD switch to T-2	ŀ	
1890	MLDD	Computer Data lamp 23	ON	l
1900	MLDD	Turn WORD switch to T-3		
1910	MLDD	Computer Data lamp 21	ON	
1920	MLDD	Turn WORD switch to T-4		1
1930	MLDD	Computer Data lamp 19	ON	<u> </u>
1940	MLDD	Turn WORD switch to T-5		! .
1950	MLDD	Computer Data lamp 17	ON	
1960	MLDD	T rn WORD switch to T-6		ł
1970	MLDD	Computer Data lamp 15	ON	
1980	MIDD	Turn WORD switch to T-7		1
1990	MLDD	Computer Data lamp 13	ON	
2000	MLDD	Turn WORD switch to T-8		ł
2010	MLDD	Computer Data lamp 11	ON	 -
2020	MLDD	Turn WORD switch to T-13	ON	1
2030	MLDD	Computer Data lamp 13	ON	ļ
2040 2050	MLDD	Turn Display Select switch to PRO	l .	1 .
	MLDD	Turn WORD switch to T-3	OFF	1
2060	MLDD	ALL Computer Data lamps	l OF F	
2070	MLDD	Turn WORD switch to T-4	ON	1
2080	MLDD	Computer Data lamp 23	ON	
2090 2100	MLDD MLDD	Press and release A5, A3, A2 COMMAND and COMPUTER A2, A3,		į
2100	MLDD		ON	}
2110	MLDD	and A4 lamps COMPUTER OP1 and OP2	ON	
2110	MLDD	Computer Data lamp 20	ON	
2120	MLDD	Turn WORD switch to T-3		
2130	MLDD	ALL Computer Data lamps	OFF	I
2150	MLDD	Turn WORD switch to T-2		
2160	MLDD	Computer Data lamp 6	ON	
2170	MLDD	Turn WORD switch to T-1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
2180	MLDD	Computer Data lamp 20	ON	
2190	MLDD	Press and release Data Bit 17		
2200	MLDD	COMMAND Data lamp 17	OFF	1
2210	MLDD	Computer Data lamp 20	OFF	
2220	MLDD	Turn Display Select switch to SSC		
2230	MLDD	Computer Data lamp 25	ON	
		,		
		HIJKLMNOP OR PAGE	A DAGES A	IUMBER

Figure 7-16. Data Register Checks (Sheet 8)

	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
2240	ML DD	Turn Display Select switch to MLC		
2250	MLDD	Computer Data lamp 12	ON	ţ
2260	MLDD	Turn Display Select to NONE	ON	
2270	MLDD	Turn WORD switch to T		ĺ
2280	WFDD	Press and release COMMAND and	,	
2200	ממנהוא	COMPUTER Display Reset	i i	ŀ
2110	141.00	COMPOTER Display Reset COMMAND and COMPUTER A8		[
2320	MLDD			ſ
		through Al, OP4 through OP1, 0A9	OFF	1
		through OAI and All DATA lamps	OFF	
2321	TRMC	Press and release ADR5	033	I
2322	TRMC	ADR5 lamp	ON	
2323	MLDD	Press and release DS4	0	Į.
2324	WLDD	DS4 Command lamp	ON	
2325	MLDD	Press and release Address Computer	1	1
2326	ΙE	INTC lamp	OFF	
2327	MLDD	Press and release DS4		
2328	MLDD	DS4 lamp	OFF	
2329	TRMC	Press and release ADR5	ŀ	
2330	TRMC	ADR5 lamp	OFF	
EXP		Check Real Time Counter		
2340	MLDD	Turn DISPLAY SELECT to RTC		1
2341	MLDD	Press and release A4		1
2350	MLDD	COMMAND and COMPUTER A4 and		}
	1	COMPUTER OPL and OP3	ON	1
2360	MLDD	Press and release ON/OFF		
2370	MLDD	ON, ADVANCE and CST lamps	ON .	
2380	ΙE	Press and release OP/TP	· ·	
2390	Œ	OP lamp	ON	I
2400	ΙE	TP tamp	OFF	
2410	MLDD	Press and release COMPTR DISPLAY	ł	
	1	RESET	1	}
2411	MLDD	COMPUTER A4, OP1 and OP3	OFF	l
2420	ΙE	Press and release ERROR RESET		t
2430	ΙE	All ERROR lamps	OFF	1
2450	ΙE	Press and release MANUAL SSC INH		1
		and MLC INH (if OFF)	Į.	ŧ
246 0	ΙΕ	MANUAL MLC INH and MANUAL		
		SSC INH lamps	ON	I
2470	MLDD	Record DATA Register	Record	
2480	MLDD	Press and release ADVANCE/CST]]
2490	ML DD	COMPUTER OP1, OP3, OP4, A1, A4,		
/-		and COMMAND A4 lamps	ON	

Figure 7-16. Data Register Checks (Sheet 9)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPER AT ION	NORMAL INDICATION	DATA
2500	MLDD	Record DATA Register	Record	
2510	MLDD	If DATA as recorded in step 2500 does not differ from DATA in step 2470, omit steps 2520 through 2550		
2520	MLDD	Press and release (3 times) ADVANCE/CST] 	
2530	MLDD	COMPUTER OP1, OP3, and OP4	077	
2540	MLDD	lamps COMPUTER A3, A4 and COMMAND	OFF	
2550	MLDD	A4 lamps If DATA Register increased by 1	ON	
2560	MLDD	Bit omit steps 2560 through 2690 Press and release ADVANCE/CST		
2570	MLDD	COMPUTER OP3, A2, A4 and COMMAND A4 lamps	ON	
2580	MLDD	Record DATA Register	Record	
2590	MLDD	If DATA as recorded in step 2580 does not differ from DATA in step 2500, omit steps 2600 through 2630	i	
2600	MLDD	Press and release (2 times) ADVANCE/CST		
2610	MLDD	COMPUTER OP1, OP3 and OP4 lamps	OFF	
2620	MLDD	COMPUTER A3, A4 and COMMAND A4 lamps	ON	
2630	MLDD	If DATA Register increased by 1 Bit, omit steps 2640 through 2690	ON	
2640	MLDD	Press and release ADVANCE/CST		
2650	MLDD	COMPUTER OP3, OP4, A1, A2, A4, and COMMAND A4 lamps	ON	
2660	MLDD	Verify DATA Register increased by	Verify	
2670	MLDD	Press and release (2 times) ADVANC E/CST		
2680	MLDD	COMPUTER OP1, OP2, A2, A3, A4, and COMMAND A4 lamp	ОИ	
2690	MLDD	Verify DATA Register increased by	Verify	
	1		Verity	†
AIBIC	DEFI	HIJKLMNOPORPAGE	PAGES N	UMBER
х		115	A-64	-385-9414

Figure 7-16. Data Register Checks (Sheet 10)

UNIT N	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2700	TRMC	Press and release MEMORY SIM		
2710	TRMC	MEMORY SIM lamp	OFF	
2720	TRMC	ML lamp	ON	
2730	MLDD	OFF lamp	ON	
2740	MLDD	ON, ADVANCE and CST lamps	OFF	
2 750	MLDD	Turn DISPLAY SELECT to NONE		
2760	Œ	Press and release OP/TP		
2770	Œ	OP lamp	OFF	
2780	ΙE	TP lamp	ON	
2790	1E	Press and release MANUAL SSC		
	Į.	INH and MANUAL MLC INH	[
2800	Œ	MANUAL MLC INH and MANUAL	ł	ł
	1	SSC INH lamps	OFF	
EXP	1.	DISCRETES		
2810	Œ	TP lamp (Press and release TP/OP	i	
	1	if OFF)	ON	
2820	MLDD	DISPLAY SERIAL OUT lamp (Press	\	
		and release if ON)	OFF	1
2830	TRMC	Press and release MEMORY SIM		
2840	TRMC	MEMORY SIM lamp	ON	
2850	TRMC	Tape Address Counter	Counting]
2860	MLDD	Press and release A5 and A6		
2870	MLDD	COMMAND and COMPUTER A5	1	
		and A6 lamps	ON	į
2875	MLDD	Press and release MANUAL RE-		
20.5		START		l
2876	1E	INTC lamp	OFF	1
2880	MLDD	Press and release SINGLE STEP		
2000	1	ON/OFF		}
2890	MLDD	ON, ADVANCE and CST lamps	ON	1
2900	TE TE	I/O Reg. No. 2 lamps (press and	1	
2700	1	release if OFF)	ON	1
2905	IE.	Press and release I/O Reg. RESET	\	
2905	IE .	I/O Reg. No. 2 lamps	OFF	1
2910	IE E	Press and release Bit 19		
2910	Œ	I/O Reg. No. 2 Bit 19 lamp	ON]
2921	MLDD	Press and release DATA 12, 13 and	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
6761	ממבנואו	14		1
2072	MIDD			
2922	MLDD	DATA COMMAND lamps 12,13 and	ON	I
2072	Luiss	14	ON	
2923	MLDD	Press and release ERROR OVER	1	1
2024	1,,,,,,,	RIDE	ON	I
2924	MLDD	ERROR OVER RIDE LAMP		UMBER

Figure 7-16. Data Register Checks (Sheet 11)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
2925	MLDD	Press and release COMPTR DIS-		
2026		PLAY RESET		
2926 2927	IE IE	Press and release ERROR RESET All ERROR lamps	OFF	
2930	MLDD	Press and release ADVANCE/CST	OFF	<u> </u>
2930	MLDD	(11 times)		
2940	MLDD	Press and release A5 and A6		
2950	MLDD	COMMAND A5 and A6 lamps	OFF	
2960	MLDD	COMPUTER A2, A3, A4, A5, and		
]	A6 lamps	ON	
2970	TRMC	Press and release TAPE ADDRESS		
		ADR 5		
2980	TRMC	TAPE ADDRESS ADR 5 lamp	ON	
3000 3010	MLDD	Press and release DATA 1, 12 and 14	ON	
3020	MLDD MLDD	COMMAND DATA 1 and 13 lamps COMMAND DATA 12 and 14 lamps	OFF	
3030	MLDD	Press and release A2	OF F	
3040	MLDD	COMMAND A2 lamp	ON	•
3050	MLDD	DISPLAY MODE PAST lamp	ON	 -
3060	MLDD	DISPLAY MODE PRESENT lamp	OFF	
3070	MLDD	Disregard ALL COMPUTER DIS-	"."	
		PLAY lamps	<u> </u>	Ì
3080	MLDD	Turn WORD switch to T-1	,	
3090	Œ	I/O Reg. No. 1 lamps 3, 4, 5, 6, 17,		ļ
	1	18,19, and 20	ON	ļ
3100	MLDD	Turn WORD switch to T-2		
3110	Œ	I/O Reg. No. 1 lamps 3,4,5,7,8,17,		
•	1	18, 19, 21 and 22	ON	
3120	MLDD	Press and release A2	,	Ţ
3130	MLDD	COMMAND AZ lamp	OFF	
3140	Œ	Press and release I/O Reg. No. 1/2		1
3150	E	I/O Reg. No. 1 lamp	ON	
3160 3170	E E	I/O Reg. No. 2 lamp Press and release I/O Reg. RESET	OFF	
3170 3180	IE .	ALL I/O Reg. No. 1 lamps	OFF	1
3190	MLDD	Press and release A2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
3200	MLDD	COMMAND A2 lamp	ON	1
3210	E	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17,] "	
]	I	18, 19, 21 and 22	ON	
I	1	į.		
]	1		DCO 44 041	1
ł			DCO-64-941	1
ABIC	DEF	GHIJKLMNOP QR PAGE	F PAGES N	IUMBER
	+-+-+	117	A-6	4-385-9414

Figure 7-16. Data Register Checks (Sheet 12)

UNIT	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3220	TRMC	Press and release TAPE ADDRESS		
3230	TRMC	ADR 1 ADR 1 lamp	ON	
3240	IE IE	Press and release I/O Reg. Reset	O.V	
3250	IE	ALL I/O Reg. No. 1 lamps	OFF	
3260	TRMC	Press and release TAPE ADDRESS		
3270	TDMC	ADR1 ADR1 lamp	OFF	
3270 3280	TRMC IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17,		<u> </u>
1200	IE.	18, 19, 21, and 22	ON	•
3290	TRMC	Press and release TAPE ADDRESS		
		ADR2		
3300	TRMC	ADR2 lamp	ON	<u> </u>
3310.	IE.	Press and release I/O Reg. Resct		
3320	Œ	ALL I/O Reg. No. 1 lamps	OFF	
3330	TRMC	Press and release TAPE ADDRESS ADR2	}	
3340	TRMC	ADR2 lamp	OFF	ł
3350	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17,		
	1	18, 19, 21 and 22	ON	1
3360	TRMC	Press and release TAPE ADDRESS		
	1	ADR3	Ì	Ì
3370	TRMC	ADR3 lamp	ON	
3380	IE ·	Press and release I/O Reg. reset		
3390	IE TED VC	ALL I/O Reg. No. 1 lamps	OFF	ļ
3400	TRMC	Press and release TAPE ADDRESS ADR3		1
.3410	TRMC	ADR3 ADR3 lamp	OFF	Ĭ
3420	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17,	1	
, - -	1	18, 19, 21 and 22	ON	
3430	TRMC	Press and release TAPE ADDRESS		
		ADR 4	į	1
3440	TRMC	ADR 4 lamp	ON	
3450	Œ	Press and release I/O Reg. Reset	1	
3460	IE	ALL I/O Reg. No. 1 lamps	OFF	
3470	TRMC	Press and release TAPE ADDRESS	1	1
	TPMC	ADR 4	OFF	ł
	TRMC IE	ADR4 lamp I/O Reg. No. 1 lamps 3,4,5,7,8,17,	OFF	
	L	1/O Reg. No. 1 tamps 3, 4, 5, 7, 6, 17, 18, 19, 21 and 22	ON	1
	•	10, 17, 21 and 22		f
			1	i
		HIJKLMNOPORPAGEO	PLANTEL N	UMBER

Figure 7-16. Data Register Checks (Sheet 13)

MT	ERNATION	AL BUSINESS MACHINES-		•
UNIT	ME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA .
3480	TRMC	Press and release TAPE ADDRESS ADR 5		
3490	TRMC	ADR5 lamp	OFF	
3500	TE	Press and release I/O Reg. Reset		
3510	Œ	ALL I/O Reg. No. 1 lamps	OFF	
3 520	TRMC	Press and release TAPE ADDRESS ADR5		
3530	TRMC	ADR5 lamp	ON	
3540	Œ	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17,	1	
	1	18, 19, 21 and 22	ON	
3550	IE	Press and release OP/TP	į	
3560	TE.	OP lamp	ON	
3570	Œ	TP lamp	OFF	
3580	Œ	Press and release I/O Reg. Reset		
3590	TE I	ALL I/O Reg. No. 1 lamps	OFF	
3600	Œ	Press and release OP/TP	j	_
3610	Œ	OP lamp	OFF	
3620	Œ	TP lamp	ON	
3630	IE.	I/O Reg. No. 1 lamps 3,4,5,7,8,17,		
		18,19,21 and 22	ON	
3640	MLDD	Press and release A2 and A1	i i	
3650	MLDD	COMMAND A2 lamp	OFF	
3660	MLDD	COMMAND Al lamp	ON	
3670	MLDD	Turn WORD switch (ccw) to T		
3680	IE ·	I/O Reg. No. 1 lamps 3, 4, 5, 6, 7, 17		
	•	18, 19,20 and 21	ON	
3690	MLDD	Turn WORD switch to T-1	j	
3700	Œ	I/O Reg. No. 1 lamps 3,4,5,6,8,17,		
	1	18, 19, 20 and 22	ON	
3710	TRMC	Press and release TAPE ADDRESS	1 .	l
2726	mn	ADR1		ł .
3720	TRMC	ADR 1 lamp	ON	L
3730	TE.	Press and release I/O Reg. Reset	0.00	1
3740	IE .	ALL I/O Reg. No. 1 lamps	OFF	
3750 ··	MLDD	Press and release Al and A3	OFF	,
37 6 0	MIDD	COMMAND A1 COMMAND A3	OFF	
3770	MLDD	ALL I/O Reg. No. 1 lamps	ON	
3780	IE DD	Press and release A3 and A4	OFF	
3790	MLDD		OFF	I
3800	MLDD	COMMAND A4	OFF	<u> </u>
3810	MLDD	COMMAND A4	ON DCO-64-941	ļ
<u> </u>				in Des
AIDIE	DEF	HIJKLMNOPORPAGE	PAGES	UMBER
			A-	64-385-941

Figure 7-16. Data Register Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000				
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA .
3820	Tr.	ALL I/O Reg. No. 1 lamps	OFF	
3830	MLDD	Press and release A4 and A5	1	
3840	MLDD	COMMAND A4	OFF	
3850	MLDD	COMMAND A5	ON .	
3860	IE .	ALL I/O Reg. No. 1 lamps	OFF	
3870	MLDD	Press and release A5 and A6	i .	
3880	MLDD	COMMAND A5 lamp	OFF	
3890	MLDD	COMMAND A6 lamp	ON	
3900	Œ	ALL I/O Reg. No. 1 lamps	OFF	
3910	TRMC	Press and release TAPE ADDRESS		
3920	TRMC	ADR! lamp	OFF	
3930	IE	I/O Reg. No. 1 18 lamp	ON.	
3940	MLDD	Press and release A6 and A5		
3950	MLDD	COMMAND A6 lamp	OFF	
3960	MLDD	COMMAND A5 lamp	ON	
3970	IE	I/O Reg. No. 1 18 lamp	ON	
3980	MLDD	Press and release A5 and A4	O.N	
3990	MLDD	· ·	OFF	
	MLDD	COMMAND A5 lamp		
4000		COMMAND A4 lamp	ON	
4010	Œ	I/O Reg. No. 1 11,12, and 13 lamps	ON	
4020 -	IE.	Press and release I/O Reset		:
4030	MLDD	Press and release COMMAND DISPLAY RESET		
4040	MLDD	PAST lamp (press and release if ON)	OFF	
4050	MLDD	Turn WORD to T]	
4060	TRMC	MEMORY SIM (press and release		•
	· [if ON)	OFF	·
		•]	
		·	<u>;</u>	<i>.</i>
	i	,		
		i,		1. · · · ·
ŀ		,		
	i i	1	,	}- -
				. •
	1		. 1	: - : :
	1	1]	
١.	1		1	
	İ	<u> </u>		•
	1			
٠.	í			
	I		DCO-61-941	
	NO STATE		COACCO AU	MACE
AJE K	: IDIE IF I	SHITTIKILIMINIOIPIOIRIPASEIO	7 PAGES NI	ノボロモバ

Figure 7-16. Data Register Checks (Sheet 15)

MIT	IAME: L	VDC MANUAL EXERCISER:	UNIT NO.	6902000
		0000	NORMAL	2474
STEP	PANEL	OPERATION	INDICATION	DATA
10	Œ	TP Lamp (Press and release if OFF)	ON	
20	IE.	MANUAL HALT lamp (Press and		<u> </u>
	1_ 1	release if ON)	OFF	
30	Œ	COMPTR HALT lamp	ON	
40.	MLDD	COMPUTER CONTROL, AUTO lamp	OFF	
50	WLDD	COMPUTER CONTROL, MAN/PTC		<u> </u>
60	TDVC	lamp Press and release MEMORY SIM	ON	
70	TRMC TRMC	· · · · · · · · · · · · · · · · · · ·	ON	
70 75	TRMC	MEMORY SIM lamp Tape Address Counter	. ON Counting	}
80	TRMC	ML lamp	OFF	
90	TE .	COMPTR HALT lamp	OFF	
100	IE	Press and release MANUAL HALT/	OFF	
	_	COMPTR HALT	1	i .
-110	ne ·	COMPTR HALT and MANUAL HALT		i
		lamps	ON	
120	Œ	CHANNEL lamp (Press and release		t
		CHANNEL/MODULE if OFF)	ON	(
130	Œ	Press and release ALL	•	
140	Œ	ALL lamp	ON	i
145	Œ	Press and release COMPTR HALT/		
		MANUAL HALT		ĺ
150	Œ	MANUAL HALT and COMPTR HALT		1
		lamps	OFF	
160	IE ·	Turn CLOCK switch (ccw) to 15		[
170	ΠE	ILLEGAL PATH lamp	ON	L
180	Œ	COMPTR HALT lamp	ON "	
190	Œ	Turn CLOCK switch (cw) to NONE		
200	IE :	ILLEGAL PATH lamp	OFF	
210	Œ	COMPTR HALT lamp	OFF	
211	TRMC	MANUAL lamp (Press and release	0.11	1
212	TRIC	if OFF)	ON	
212	TRMC	AUTO lamp	OFF	
213	TRMC	Press and release ERROR RESET Press and release PWR ON/PWR		1
	IRMC	OFF		
215	TRMC	PWR OFF lamp	OFF	I
216	TRMC	PWR OFF lamp PWR ON lamp	ON	
217	E E	Press and release COMPTR HALT/		
	1	MANUAL HALT	· · ·	1.
218	l _{IE}	COMPTR HALT and MANUAL HALT	•	1
-	_	lamps	ON	}
	4	HIJKENNOPORMOC		UMBER

Figure 7-17. Halt Checks (Sheet 1 of 11)

TRMC Press and release MANUAL ADVANCE TAPE MANUAL HALT and COMPTR HALT lamps Press and release MANUAL HALT lamps Press and release COMP, POWER EZE DE MANUAL HALT lamp remains PC POWER SEQ OFF COMP POWER SEQ ON lamp TRMC ML lamp COMPTR HALT lamp COMP POWER SEQ OFF lamp (delayed) PC COMP POWER SEQ ON lamp ON Press and release ACME POWER SEQ OFF COMP POWER SEQ ON lamp ON PC PC ACME POWER SEQ ON lamp ACME POWER SEQ OFF lamp (delayed) PC ACME POWER SEQ OFF lamp (delayed) PC POWER ON lamp ON PC Press and release MAIN POWER OFF POWER OFF lamp ON Remove jumper plug from J29 PC POWER OFF lamp ON PC POWER OFF lamp OFF ON PC POWER OFF lamp PC POWER OFF lamp OFF ON PC POWER OFF lamp OFF ON PC POWER OFF lamp OFF ON PC POWER OFF lamp OFF ON ON ON ON ON ON ON ON ON ON ON ON ON	NIT	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	902000
ADVANCE TAPE MANUAL HALT and COMPTR HALT lamps OFF	STEP	PANEL	OPERATION		DAT A
Lamps	219	TRMC			
222 E MANUAL HALT lamp remains OFF Press and release COMP,POWER SEQ OFF COMP POWER SEQ ON lamp OFF 240 TRMC ML lamp ON 250 E COMPTR HALT lamp ON 260 PC COMP POWER SEQ OFF lamp (delayed) ON 270 PC Press and release ACME POWER SEQ OFF 280 PC ACME POWER SEQ ON lamp OFF 290 PC ACME POWER SEQ OFF lamp (delayed) ON 300 PC Press and release MAIN POWER OFF 310 PC POWER OFF lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020 J29 to J29 360 PC POWER OFF lamp 370 PC POWER	220	IE .		OFF	
222 E MANUAL HALT lamp remains OFF Press and release COMP,POWER SEQ OFF COMP POWER SEQ ON lamp OFF 240 TRMC ML lamp ON 250 E COMPTR HALT lamp ON 260 PC COMP POWER SEQ OFF lamp (delayed) ON 270 PC Press and release ACME POWER SEQ OFF 280 PC ACME POWER SEQ ON lamp OFF 290 PC ACME POWER SEQ OFF lamp (delayed) ON 300 PC Press and release MAIN POWER OFF 310 PC POWER OFF lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020 J29 to J29 360 PC POWER OFF lamp 370 PC POWER	221	IE	Press and release MANUAL HALT		
PC Press and release COMP,POWER SEQ OFF COMP POWER SEQ ON lamp TRMC ML lamp COMPTR HALT LAMP COMPTR HALT LAM	222	ĪΕ		OFF	
230		PC	Press and release COMP, POWER		
240 TRMC ML lamp ON 250 IE COMPTR HALT lamp ON 260 PC COMP POWER SEQ OFF lamp ON 260 PC COMP POWER SEQ OFF lamp ON 270 PC PC SEQ OFF ON 280 PC ACME POWER SEQ ON lamp OFF 290 PC ACME POWER SEQ OFF lamp ON 300 PC POWER ON lamp OFF 310 PC POWER ON lamp ON 320 PC POWER OFF lamp ON 330 9020 Remove jumper plug from J29 OFF 340 PC POWER OFF lamp OFF 350 9020 Connect cable 9020J29 to J29 OFF 360 PC POWER OFF lamp ON 370 PC POWER OFF lamp ON 380 PC POWER ON lamp ON 390 PC ACME and COMP SEQ OFF lamp ON 400 PC ACME	230.	PC	3	OFF	
250 E COMPTR HALT lamp			<u> </u>		
260 PC COMP POWER SEQ OFF lamp (delayed) 270 PC Press and release ACME POWER SEQ OFF 280 PC ACME POWER SEQ ON lamp 290 PC ACME POWER SEQ OFF lamp (delayed) 300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp 390 PC POWER OFF lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ ON lamp 420 PC ACME POWER SEQ ON lamp ACME POWER SEQ ON lamp PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF			.	,	
(delayed) ON		1			
270 PC Press and release ACME POWER SEQ OFF 280 PC ACME POWER SEQ ON lamp OFF 290 PC ACME POWER SEQ OFF lamp (delayed) ON 300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp OFF 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp OFF 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp ON 370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp OFF 390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC OMP POWER SEQ OFF lamp OFF				ON	,
280 PC ACME POWER SEQ ON lamp 290 PC ACME POWER SEQ OFF lamp (delayed) 300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp 390 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp 440 PC OFF	270	PC	Press and release ACME POWER		
290 PC ACME POWER SEQ OFF lamp (delayed) 300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANEL, ON 380 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp 5EQ ON 5	280	DC.	•	OFF	
(delayed) 300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON COMP POWER SEQ OFF lamp OFF			· ·	OFF	
300 PC Press and release MAIN POWER OFF 310 PC POWER ON lamp OFF 320 PC POWER OFF lamp ON 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp OFF 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp ON 370 PC Press and release MAIN POWER PANE L ON 380 PC POWER OFF lamp OFF 390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF	270	FC	• • •	ON	
310 PC POWER ON lamp 320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANEL ON PANEL ON POWER OFF lamp ON ON ON ON ON ON ON ON ON ON ON ON ON	300	DC.		ON	
320 PC POWER OFF lamp 330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANE LON 380 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp 440 PC COMP POWER SEQ OFF lamp 450 PC Press and release COMP POWER 460 PC OMP POWER SEQ OFF lamp 470 PC OMP POWER SEQ OFF lamp 470 PC OMP POWER SEQ OFF lamp 470 PC OMP POWER SEQ OFF lamp 470 PC OMP POWER SEQ OFF lamp 470 PC OMP POWER SEQ OFF lamp			· ·	OPP	
330 9020 Remove jumper plug from J29 340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANE L ON 380 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp 440 PC ON COMP POWER SEQ OFF lamp 440 PC ON COMP POWER SEQ OFF COMP OFF			•		
340 PC POWER OFF lamp 350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp 370 PC Press and release MAIN POWER PANE LON 380 PC POWER OFF lamp 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp 440 PC OMP POWER SEQ OFF lamp 440 PC OMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP 440 PC COMP POWER SEQ OFF LAMP				ON	
350 9020 Connect cable 9020J29 to J29 360 PC POWER OFF lamp ON 370 PC Press and release MAIN POWER PANE LON 380 PC POWER OFF lamp OFF 390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF				OFF	
360 PC POWER OFF lamp ON 370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp OFF 390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON COMP POWER SEQ OFF lamp OFF		4		OFF	<u> </u>
370 PC Press and release MAIN POWER PANEL ON 380 PC POWER OFF lamp OFF 390 PC POWER ON lamp 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF				ON	
PANELON POWER OFF lamp POWER ON lamp POWER ON lamp POWER ON lamp ACME and COMP SEQ OFF lamps POWER ON Press and release ACME SEQ ON ACME POWER SEQ OFF lamp ACME POWER SEQ ON lamp POWER SEQ ON POWER SEQ ON POWER SEQ ON COMP POWER SEQ OFF lamp ON POWER SEQ ON COMP POWER SEQ OFF lamp OFF	_	4		ON	
380 PC POWER OFF lamp OFF 390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON COMP POWER SEQ OFF lamp OFF	370	PC,			
390 PC POWER ON lamp ON 395 PC ACME and COMP SEQ OFF lamps ON 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF	200	DC		OFF	
395 PC ACME and COMP SEQ OFF lamps 400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF			·	· ·	
400 PC Press and release ACME SEQ ON 410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF					<u></u>
410 PC ACME POWER SEQ OFF lamp OFF 420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF				UN	
420 PC ACME POWER SEQ ON lamp ON 430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF				OFF	
430 PC Press and release COMP POWER SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF		4	'	1	
SEQ ON 440 PC COMP POWER SEQ OFF lamp OFF		•	•	ON	
			SEQ ON		
450 PC COMP POWER SEQ ON lamp ON (delayed)			The state of the s		<u></u>
	450	PC	COMP POWER SEQ ON lamp	ON (delayed)	
		1	·		1
		1			ł.
		1			l

Figure 7-17. Halt Checks (Sheet 2)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000				
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		If neither INV ERR or ADR6 lamps		
		are lit on the TRMC panel, omit		
		steps 460 through 540	}	Ì
460	TRMC	Press and release ADR 1		
465	TRMC	ADR I lamp	ON	<u> </u>
470	TRMC	Press and release ADR 2	0.11	1
475	TRMC	ADR 2 and ADR 6 lamps	ON	<u> </u>
480 485	TRMC	Press and release ADR 3	ON	
490 ·	TRMC	ADR 3 lamp	OFF	
49 0	TRMC	INV ERR lamp Press and release ADR 1	Or r	}
510	TRMC	ADR I lamp	OFF.	i
515	TRMC	Press and release ADR 2	OF F.	<u> </u>
520	TRMC	ADR 2 and ADR 6 lamps	OFF	1
530	TRMC	Press and release ADR 3	011	}
540	TRMC	ADR 3 lamp	OFF	1
550	IE.	Press and release ERROR RESET		
560	ΙΕ	All ERROR lamps (except COMPTR	[I
	1	ALARM which may be either OFF		Į
		or ON)	OFF	l
570	TRMC	DD lamp	ON	
580	Œ	Press and release MANUAL HALT/		
	1	COMPTR HALT		i
590	Œ	· MANUAL HALT lamp	ON	
600	Œ	COMPTR HALT lamp	OFF	
610	Œ	Press and release MANUAL HALT/		
	Į.	COMPTR HALT		į .
620	IE	MANUAL HALT lamp	OFF	
630	TRMC	Press and release ADR 5		
640	TRMC	ADR 5 lamp	ON	
645	IE	COMPTR HALT lamp	OFF	<u></u>
650	MLDD	Press and release IS 2	ON	1
660	MLDD	COMMAND IS 2 lamp	ON	ļ
670 740	IE TRMC	COMPTR HALT lamp	ON	
750	TRMC	Press and release ADR 1 ADR 1 lamp	110	1
760	IE IE	COMPTR HALT lamp	OFF	}
770	TRMC	Press and release ADR 1	I OF F]
780	TRMC	ADR 1 lamp	OFF	Į.
790	IE .	COMPTR HALT Lamp	ON	
. , 3	1	John Manny	1	
		1	i	1.
		HIJKLMNOPORPAGE		UMBER

Figure 7-17. Halt Checks (Sheet 3)

STEP.		UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000				
	PANEL	OPERATION	NORMAL INDICATION	DATA		
800	TRMC	Press and release ADR 2				
810	TRMC	ADR 2 lamp	ON			
820	ΙE	COMPTR HALT lamp	OFF			
830	TRMC	Press and release ADR 2				
840	TRMC	ADR 2 lamp	OFF	ł		
850	Œ	COMPTR HALT lamp	ON	 		
860	TRMC	Press and release ADR 3				
870	TRMC	ADR 3 lamp	ON	1		
880	Œ	COMPTR HALT lamp	OFF	 		
890	TRMC	Press and release ADR 3				
900	TRMC	ADR 3 lamp	OFF	I		
910	IE.	COMPTR HALT lamp	ON			
920	TRMC	Press and release ADR 4		 		
930	TRMC	ADR 4 lamp	ON	į.		
940	IE.	COMPTR HALT lamp	OFF	<u> </u>		
950	TRMC	Press and release ADR 4	0.1			
960	TRMC	ADR 4 lamp	OFF			
970	IE	COMPTR HALT lamp	ON			
1010	PC	Press and release COMP POWER	O.V			
1010	1.0	SEQ OFF		i		
1015	ΙĒ	COMPTR HALT lamp	OFF	1		
1020	PC	COMP POWER SEQ ON lamp	OFF	 		
1030	PC	COMP POWER SEQ OFF lamp	OFF	 		
10,00		(delayed)	ON	1		
1040	PC	Press and release ACME POWER				
1010	1.0	SEQ OFF	}	1		
1050	PC	ACMÉ POWER SEQ ON lamp	OFF			
1060	PC	ACME POWER SEQ OFF lamp	OFF			
,000	, ,	(delayed)	ON	1		
1070	PC	Press and release MAIN POWER OFF	1			
1080	PC	POWER ON lamp	OFF			
1090	PC	POWER OFF lamp	ON			
1100	01 A	Remove cable 9020J29 from J29	O.	!		
1110	PC	POWER OFF lamp	OFF	1		
1120	01 A	Connect jumper plug (P1) to J29	1			
1130	PC	POWER OFF lamp	ON	1		
1140	PC	Press and release MAIN POWER ON				
1150	PC	POWER OFF lamp	OFF	I		
	1	10 nek of 1 lamp	1 ~	 		
	1	GHIJKLMNOPOR PAGE C				

Figure 7-17. Halt Checks (Sheet 4)

سسمي		IAL BUSINESS MACHINES-		
A TIML	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1160	PC	POWER ON lamp	ON	
1170	PC	Phase A, B, C, and FAN lamps	ON	•
1175	PC	ACME and COMP SEQ OFF lamps	ON	
1180	PC	Press and release ACME POWER		
		SEQ ON		1
1190	PC	ACME POWER SEQ OFF lamp	OFF	
1200	PC	ACME POWER SEQ ON lamp (delayed) ON	
1210	PC	Press and release COMP POWER SEQ ON		
1220 .	PC	COMP POWER SEQ OFF lamp	OFF	l
1230	PC	COMP POWER SEQ ON lamp (delayed) ON	
1235	PC	NORMAL lamp	ON	
1240	Œ	Press and release ERROR RESET		
Note	1.	If neither INV ERR or ADR6 lamps		
		are lit on the TRMC panel, omit steps 1250 through 1330.		
1250	TRMC	Press and release ADR 1		1
1255	TRMC	ADR 1 lamp	ON	l ·
1260	TRMC	Press and release ADR 2		
1265	TRMC	ADR 2 and ADR 6 lamps	ON	
1270	TRMC	Press and release ADR 3		
1275	TRMC	ADR 3 lamp	ON	
1280	TRMC	INV ERR lamp.	OFF	
1285	TRMC	Press and release ADR 1]
1290	TRMC	ADR I lamp	OFF	<u></u>
1300	TRMC	Press and release ADR 2		
1310	TRMC	ADR 2 and ADR 6 lamps	OFF	
1320	TRMC	Press and release ADR 3		Į.
1330	TRMC	ADR 3 lamp	OFF	
1450	TRMC	MANUAL lamp (Press and release if		
4	1	OFF)	ON	
1460	TRMC	AUTO lamp	OFF	
1470	ΙE	Press and release ERROR RESET		1
1475	ΙE	ERROR lamps (COMPTR ALARM		
	t	may be ON or OFF at this time)	OFF	<u> </u>
	1	·		ł
	I	[į.
	1			I
	l	į į		<u>į</u>
	1			I
		i		\$
				1
	1	HIJKLMNOPOR PAGE O	PAGES! N	UMBER
	INICIE I	216 1 1 1 1 1 1 1 1 1	ri rauedi N	vmusn

Figure 7-17. Halt Checks (Sheet 5)

Figure 7-17. Halt Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA -
1830	MLDD	DATA COMMAND 25 lamp	OFF	
1840	MLDD	Press and release DS1		1
1850	MLDD	COMMAND DS1 lamp	ON	
1860	MLDD	Press and release ADDRESS		[
		CMPTR	·	
1870	IE	COMPTR HALT lamp	OFF	
1880	MLDD	Press and release DSI	0.77	1
1890	MLDD	COMMAND DSI lamp	OFF	
1900	TRMC	Press and release ADR5	OFF	
1910	TRMC MLDD	ADR5 lamp Press and release COMPUTER	OFF	<u> </u>
1920	MEDD	CONTROL SS ON/OFF	<u> </u>	
1930	MLDD	ON, ADVANCE and CST lamps	ON	·
1940	MLDD	Press and hold AUTO/MAN/PTC		
1950	MLDD	MAN/PTC lamp	OFF	
1960	MLDD	AUTO lamp	ON	
1970	MLDD	Release AUTO/MAN/PTC		
1975	MLDD	ADVANCE/CST lamp	ON	į
1980	MLDD	Press and release MANUAL		
- • -	į	RESTART		1
1985	MLDD	ADVANCE/CST lamps	ON	ļ
1990	MLDD	Press and hold AUTO/MAN/PTC		
2000	MLDD	AUTO lamp	OFF	
2010	MLDD	MAN/PTC lamp	ON	
2020	MLDD	ON, ADVANCE and CST lamps	OFF	
2030	MLDD	Release AUTO/MAN/PTC	}	
2040	MLDD	Press and release COMPUTER		
		· CONTROL SS ON/OFF		l
2050	MLDD	ON. ADVANCE and CST lamps	ON	
2060	MLDD	Press and release MANUAL	1	I
2070	MLDD	RESTART ON, ADVANCE and CST lamps	OFF	
2070	MLDD	Tuen DISPLAY SELECT to SP2	OFF	
2090	IE	Turn PHASE switch to B	<u> </u>	İ
2100	IE.	Turn BIT GATE switch to 2	1	1
2110	IE.	Turn CLOCK switch to W		
2120	62B4	Open gate 02B4	1	1
2130	02B4 -	Connect spare probe to A07A	1	
2135	02A3	Connect other end of spare probe to SP2	· ·	J
2140	MLDD	All DATA lamps	OFF	
	1		DCO-64-941	
			والمستوال والمستوالية والمستوالية والمستوالية والمستوالية والمستوالية والمستوالية والمستوالية والمستوالية والم	1
AIRIC	DEF	HIJKLMNOPORPAGE)F PAGES N	UMBER 4-385-9414

Figure 7-17. Halt Checks (Sheet 7)

JNIT: N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PAREL	OPERATION	NORMAL INDICATION	D ATA
2144	TRMC	Press and release PWR ON/PWR OFF (If PWR ON is ON)	l	Ì
2145	TRMC	PWR OFF lamp	ON	
2146	TRMC	PWR ON lamp	OFF	
23.80	MLDD	Press and release DATA Bits 15,	· 1	
gara is ann a		16 and 17		
2160	MLDD	DATA COMMAND 15, 16, and 17		I
		lamps	ON	
				ļ
2190	MLDD	DATA COMPUTER lamps 15, 16		
		an d 17	ON	<u> </u>
2195	MLDD	DATA COMPUTER lamp 14	OFF	
2200	Œ	Turn CLOCK to X		ļ
2210	MLDD	DATA COMPUTER lamps 15, 16		}
	1	and 17 remain	ON	L
2220	Œ	Turn CLOCK to Y	ł	i
2230	MLDD	DATA COMPUTER lamps 15, 16		1
2242		and 17 remain	ON	
2240	E	Turn CLOCK to Z		1
2250	MLDD	DATA COMPUTER lamp 15	OFF	
2260	MLDD	DATA COMPUTER lamps 16, 17		I
2270		and 18	ON	
2270	IE MLDD	Turn CLOCK to Y	OFF	}
2290	MLDD	DATA COMPUTER lamp 18 DATA COMPUTER lamps 15, 16	OFF	
2 470		and 17	ON	l
2300	Œ	Turn BIT GATE to 3		
2310	MLDD	DATA COMPUTER lamp 15	OFF	1
2320	MLDD	DATA COMPUTER lamp 15 DATA COMPUTER lamps 16, 17	OF F	
2740		and 18	ON	I
2330	Œ	Turn BIT GATE to 4	1 0	
2340	MLDD	DATA COMPUTER lamp 16	OFF	ł
2350	MLDD	DATA COMPUTER lamps 17, 18	,	
]	and 19	ON .	4 .
2360	Œ	Turn BIT GATE to 5	1	
2370	MLDD	DATA COMPUTER lamp 17	OFF	1
2380	MLDD	DATA COMPUTER lamps 18, 19		
	i i	and 20 DCO-64-941 HIJKLMNOPQRPAGE	ON	<u> </u>

Figure 7-17. Halt Checks (Sheet 8)

بالمرين في المراجع	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2390	Œ	Turn BIT GATE to 6		,
2400	MLDD	DATA COMPUTER lamp 18	OFF	
2410	MLDD	DATA COMPUTER lamps 19, 20		······································
-		and 21	ON	
2420	ΙE	Turn BIT GATE to 7		
2430	MLDD	DATA COMPUTER lamp 19	OFF	
2440	MLDD	DATA COMPUTER lamps 20, 21	Ī	
	·	and 22	ON	·
2450	TE:	Turn BIT GATE to 8		
2460	MLDD	DATA COMPUTER lamp 20	OFF	
2470	MLDD	DATA COMPUTER lamps 21, 22		
	1.	and 23	ON ·	
2480	Œ	Turn BIT GATE to 9		
2490	MLDD	DATA COMPUTER lamp 21	OFF	
2500	MLDD	DATA COMPUTER lamps 22, 23	. 1	
	_	and 24	ON	
2510	Œ	Turn BIT GATE to 10		
2520	MLDD	DATA COMPUTER lamp 22	OFF	
2530	MLDD	DATA COMPUTER lamps 23, 24		
25.40	1	and 25	ON	
2540 2550	IE MLDD	Turn BIT GATE to 11	0.77	
2550 2560	DE DE	DATA COMPUTER lamp 23	OFF	
2570	MLDD	Turn BIT GATE to 12 DATA COMPUTER lamp 24	OFF	
2570 2580	IE MLDD	Turn BIT GATE to 13	OFF	
2590	MLDD	All DATA COMPUTER lamps	OFF	
2600	IE	Turn BIT GATE to 14	OF F	
2610	MLDD	All DATA COMPUTER lamps remain	OFF	
2620	MLDD	Press and release DATA Bits 15, 16	0	
		and 17	·	
2630	MLDD	DATA COMMAND lamps 15, 16 and		
		17	OFF	
2640	02B4	Disconnect spare probe	1	
2650	02B4	Close gate 02B4		•
2660	02A3	Disconnect spare probe from SP2		
	1	and connect to SP1	i	
2670	MLDD	Turn DISPLAY SELECT to SP1		
-	1			
· ·	1			
	1		·	,
	1 .		·	
		الموالية الموالية والموالية والموالية والموالية والموالية والموالية والموالية والموالية والموالية والموالية وا		==
31110	TAIR	HITIKE MINOPOR PASE OF	fipagezi Mi	MSER

Figure 7-17. Halt Checks (Sheet 9)

INIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2670	TRMC	Connect spare probe to TP29		
2680	ΤE	Turn BIT GATE to 12		
2690	MLDD	Press and release A2, A3, A5 and		
		A7		
2700	MLDD	COMMAND and COMPUTER lamps		
		A2, A3, A5 and A7	ON	
2710	MLDD	Press and release COMPUTER		
		CONTROL AUTO/MAN/PTC		
2720	MLDD	AUTO lamp	ON	
2730	MLDD	MANAPTC lamp	OFF	
2740	MLDD	DATA COMPUTER lamps SIGN, 1,	011	
27.50		2 and 3 Turn PHASE to C	ON	
2750	IE IE			İ
2760 2 770	MLDD	Turn BIT GATE to 11 DATA COMPUTER lamps SIGN		
2170	MLDD	through 16	ON	l
2780	MLDD	Press and release 0A8 and 0A9	ON	
2790	MLDD	COMMAND and COMPUTER lamps		1
	MISIND	0A8 and 0A9	ON	
2800	MLDD	DATA COMPUTER lamps 9 through	<i>5.</i>	
		16	ON	
2805	MLDD	DATA COMPUTER lamps 7 and 8	OFF	
2810	MLDD	Turn DISPLAY SELECT to HOPC1		,
2820	MLDD	DATA COMPUTER lamps 9 through		
	1	16	OFF	
2830	MLDD	Turn DISPLAY SELECT to SP1		
2840	MLDD	DATA COMPUTER lamps 9 through	[ţ
			ON	
2850	Œ	Turn BIT GATE to NONE		
2860	MLDD	DATA COMPUTER lamps 9 through		
		16	OFF	<u> </u>
2870	MLDD	DATA COMPUTER lamps SIGN		
2000	75	through 6	ON	
2880 2890	E MLDD	Turn BIT GATE to 11		
2890	MLDD	DATA COMPUTER lamps SIGN	OFF	1
2900	MLDD	through 6	OFF	<u> </u>
2700	IN LIDE	DATA COMPUTER lamps 9 through 16	ON	1
2910	Œ	Turn PHASE to NONE		
2920	MLDD	DATA COMPUTER lamps 9 through		•
-/	1	16	OFF	I
2930	MLDD	Press and release 0A8 and 0A9		

Figure 7-17. Halt Checks (Sheet 10)

NIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2940	MLDD	COMMAND and COMPUTER lamps		
		0A8 and 0A9	OFF	
2950	MLDD	Press and release Al, A5 and A7		
2960	MLDD	COMMAND and COMPUTER lamps		
,		A5 and A7	OFF	
2970	MLDD	COMMAND and COMPUTER lamps		
		Al, A2 and A3	ON	
2980	DE 15	Turn PHASE to A		
2990	Œ	Turn BIT GATE to 1		
3000	MLDD	DATA COMPUTER lamps 11 through		
		20	ON	
3005	MLDD	Prest and release AUTO/MAN/PTC		
3006	MADD	AUTO lamp	OFF	
3007	MULDD	MAN/PTC lamp	ON	
3008	MLDD	DATA COMPUTER lamps 11		
,		through 20	OFF	
3010	DE .	Turn CLOCK to NONE		
3020	MLDD	DATA COMPUTER lamps 11		
		through 20	OFF	
3030	Œ	Turn PHASE and BIT GATE to NONE		ļ
3040	MLDD	Press and release Al		. ·
3050	MLDD	COMMAND and COMPUTER lamps		·
		Al	OFF	
3060	MLDD	Turn DISPLAY SELECT to NONE		1
3070	TRMC	Disconnect spare probe from TP29		ł
3120	PC	Press and release COMPUTER		}
		SEQ OFF		}
3130	PC	COMPUTER SEQ ON lamp	OFF	
3140	PC	COMPUTER SEQ OFF lamp (delayed)	ON	
3150	PC	Press and release ACME SEQ OFF		i
3160	PC	ACME SEQ ON lamp	OFF	
3170 %	PC	ACME SEQ OFF lamp (delayed)	ON	
3200	PC	Press and release ACME SEQ ON		1
3210	PC	ACME SEQ ON lamp	ON	
3220	PC	ACME SEQ OFF lamp	OFF	
3230	PC	Press and release COMPUTER	}	}
	1	SEQ ON		1
3240	PC	COMPUTER SEQ ON lamp	ON	
3250	PC	COMPUTER SEQ OFF lamp	OFF.	<u></u>
**			1	
	<u> </u>	•		1
•	1		DCO-64-941	I.

Figure 7-17. Halt Checks (Sheet 11)

Perform operations in the Initialization portion of this procedure. If MANUAL HALT lamp is on, press and release MANUAL HALT/COMPTE HALT MANUAL HALT lamp ON MLDD MLDD MLDD TRMC TRMC TRMC IE Press and release MEMORY SIM lamp ON TRMC IE Press and release MANUAL HALT/ COMPTE HALT COMPTE HALT MANUAL HALT lamp ON TRMC IE Press and release MANUAL HALT/ COMPTE HALT COMPTE HALT MANUAL HALT lamp ON TRMC IE MANUAL HALT lamp ON TRMC IE MANUAL HALT lamp OFF TRAC TRAC IE MANUAL HALT lamp OFF TRAC TRAC IE MANUAL HALT lamp OFF TRAC TRAC TRAC MANUAL HALT lamp OFF TRAC T	JNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
Initialization portion of this procedure If MANUAL HALT lamp is on, press and release MANUAL HALT/COMPTH HALT MANUAL HALT lamp OFF COMPTR HALT lamp ON TRMC Rotate DISPLAY SELECT switch to position 14 TRMC Press and release MEMORY SIM lamp OFF INTC lamp, if OFF go to Step 130. Press and release MANUAL HALT/COMPTR HALT COMPTR HALT 60 IE MANUAL HALT lamp ON 1E COMPTR HALT amp OFF 10 IE COMPTR HALT lamp OFF 10 IE Press and release MANUAL HALT/COMPTR HALT 100 IE COMPTR HALT lamp OFF 110 IE COMPTR HALT lamp OFF 110 IE COMPTR HALT lamp OFF 110 IE COMPTR HALT lamp OFF 110 IE OFF 110 IE OFF 111 INTC lamp OFF 110 IE OFF 111 INTC lamp OFF 110 IE OFF 111 INTC lamp OFF 110 IE OFF 111 INTC lamp OFF 111 INTC lamp OFF 112 IE INTC lamp OFF 113 MLDD DATA lamps (COMPTR and COMMAND) MLDD DATA lamp (Press and release if ON) MLDD DATA lamp (Press and release if ON) MLDD Press and release Instruction Address Al and A4 170 MLDD OPP RESS AND AND AND AND AND AND AND AND AND AND	STEP	PANEL	OPERATION		DATA
If MANUAL HALT lamp is on, press and release MANUAL HALT/COMPTH HALT MANUAL HALT lamp COMPTR HALT lamp ON Rotate DISPLAY SELECT switch to position 14 TRMC T	05				į
MANUAL HALT lamp COMPTR HALT lamp Rotate DISPLAY SELECT switch to position 14 TRMC Press and release MEMORY SIM lamp OFF IE INTC lamp, if OFF go to Step 130. Press and release MANUAL HALT / COMPTR HALT MANUAL HALT lamp ON E COMPTR HALT lamp OFF IE Press and release MANUAL HALT / COMPTR HALT lamp OFF IE Press and release MANUAL HALT / COMPTR HALT lamp OFF IE MANUAL HALT lamp OFF IE MANUAL HALT lamp OFF ION IE MANUAL HALT lamp OFF ION IE MANUAL HALT lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF OFF OFF INTO Lamp OFF INTO Lamp OFF INTO Lamp OFF INTO Lamp OFF OFF ON MLDD DATA lamps (COMPTR and COMMAND) OFF INS lamp OFF ON INS lamp OFF ON INS lamp OFF ON ON OFF IND IND IND IND IND IND IND I	10	Œ	If MANUAL HALT lamp is on, press and release MANUAL HALT/COMPTF		
15 IE COMPTR HALT lamp Rotate DISPLAY SELECT switch to position 14 30 TRMC Press and release MEMORY SIM lamp ON OFF 40 TRMC ML lamp OFF 50 IE INTC lamp, if OFF go to Step 130. 55 IE Press and release MANUAL HALT / COMPTR HALT COMPTR HALT lamp ON ON OFF 60 IE MANUAL HALT lamp OFF 70 IE COMPTR HALT lamp OFF 80 IE Press and release MANUAL HALT / COMPTR HALT OFF 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COMMAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD DATA lamp (Press and release if ON) OFF 160 MLDD Press and release Instruction Address Al and A4 lamps OPE MANUAL MLC INH lamp (Press and release MANUAL MLC INH lamp (Press and release MANUAL MLC INH lamp (Press and release MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) ON MANUAL SSC INH if OFF) ON DCO-64-941			••••	OFF	
MLDD	15	IE.	-		
TRMC			Rotate DISPLAY SELECT switch to		
40 TRMC ML lamp 50 IE INTC lamp, if OFF go to Step 130. 55 IE Press and release MANUAL HALT/ COMPTR HALT 60 IE MANUAL HALT lamp ON 70 IE COMPTR HALT lamp ON 80 IE INTC lamp OFF 90 IE Press and release MANUAL HALT/ COMPTR HALT 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COMMAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD INS lamp ON 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps ON 180 01B4 Open gate and remove SMS Card A22 MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) ON 200 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) ON DCO-64-941	30	TRMC	•		
E INTC lamp, if OFF go to Step 130. E Press and release MANUAL HALT / COMPTR HALT MANUAL HALT lamp ON E COMPTR HALT Iamp ON IE INTC lamp OFF IE Press and release MANUAL HALT / COMPTR HALT COMPTR HALT IOU E MANUAL HALT lamp OFF IIU IE COMPUTER HALT lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF ON INS lamp OFF ON INS lamp OFF INTC lamp OFF INTC la			1		<u> </u>
Fress and release MANUAL HALT/ COMPTR HALT MANUAL HALT lamp ON ECOMPTR HALT lamp ON IE COMPTR HALT lamp OFF IE Press and release MANUAL HALT/ COMPTR HALT COMPTR HALT IOU IE MANUAL HALT lamp OFF INTC lamp IE COMPUTER HALT lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTO MLDD DATA lamps (COMPTR and COMMAND) IS lamp ON INS lamp ON INS lamp ON MLDD Press and release if ON INS lamp ON ION ION ION ION ION ION ION				OFF	
COMPTR HALT MANUAL HALT lamp ON ECOMPTR HALT lamp ON BO EFORMANUAL HALT lamp OFF IECOMPTR HALT COMPTR HALT COMPTR HALT COMPTR HALT IOO IEMANUAL HALT lamp IFCOMPUTER HALT lamp IFCOMPUTER HALT lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF INTC lamp OFF ON MAND) OFF ON INS lamp INS lamp INS lamp ON MLDD INS lamp ON ON ON INS lamp OPeress and release Instruction Address Al and A4 COMMAND and COMPUTER Al and A4 lamps Open gate and remove SMS Card A22 IMANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941		1 -		İ	
TO IE COMPTR HALT lamp ON OFF 10 IE Press and release MANUAL HALT / COMPTR HALT 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COMMAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD INS lamp ON OFF 160 MLDD Press and release Instruction Address Al and A4 lamps OPE ON ON ON ON ON ON ON ON ON ON ON ON ON	55	Œ	· ·		
BO IE INTC lamp 90 IE Press and release MANUAL HALT/ COMPTR HALT 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COM- MAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) DCO-64-941	60	Œ	MANUAL HALT lamp	ON	
80 IE INTC lamp 90 IE Press and release MANUAL HALT/ COMPTR HALT 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COM- MAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps OPE 180 O1B4 OPE 180 MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) DCO-64-941	70	Œ	■ · · · · · · · · · · · · · · · · · · ·	ON	
90 IE Press and release MANUAL HALT/ COMPTR HALT 100 IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COM- MAND) OFF 140 MLDD INS lamp ON 150 MLDD INS lamp ON 160 MLDD Press and release if ON 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER A1 and A4 lamps ON 180 01B4 Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON	80	Œ		OFF	
IE MANUAL HALT lamp OFF 110 IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COM-MAND) OFF 140 MLDD DATA lamp (Press and release if ON) OFF 150 MLDD INS lamp ON ON 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps ON 180 01B4 Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) ON MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	90	Œ	•		
IE COMPUTER HALT lamp OFF 120 IE INTC lamp OFF 130 MLDD DATA lamps (COMPTR and COM- MAND) 140 MLDD DATA lamp (Press and release if ON) 150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	100	ΙE		OFF	
IE INTC lamp DATA lamps (COMPTR and COM- MAND) OFF 140 MLDD DATA lamp (Press and release if ON) INS lamp ON MLDD Press and release Instruction Address Al and A4 COMMAND and COMPUTER Al and A4 lamps ON OPF ON ON 180 O1B4 Open gate and remove SMS Card A22 MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941		I —	•	1	
MLDD DATA lamps (COMPTR and COM-MAND) 140 MLDD DATA lamp (Press and release if ON) 150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps 180 01B4 Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	120	Œ			
MAND) 140 MLDD DATA lamp (Press and release if ON) 150 MLDD INS lamp ON 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps OPEN GATE AND ALL MANUAL MALC INH lamp (Press and release MANUAL MALC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941		MLDD			
140 MLDD DATA lamp (Press and release if ON) 150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER Al and A4 lamps 180 01B4 Open gate and remove SMS Card A22 190 E MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941				OFF	1
ON) INS lamp ON INS lamp Press and release Instruction Address Al and A4 COMMAND and COMPUTER Al and A4 lamps ON OPF ON ON ON ON ON IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	140	MLDD	i e		
150 MLDD INS lamp 160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER A1 and A4 lamps ON 180 01B4 Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	-			OFF.	
160 MLDD Press and release Instruction Address Al and A4 170 MLDD COMMAND and COMPUTER A1 and A4 lamps ON 180 O1B4 Open gate and remove SMS Card A22 190 E MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON The manual open gate and remove SMS Card A22 MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) DCO-64-941	150	MLDD	·		
MLDD COMMAND and COMPUTER Al and A4 lamps ON OPEN GATE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	160		Press and release Instruction Address		
180 01B4 Open gate and remove SMS Card A22 190 IE MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) 200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) DCO-64-941	170	MLDD	COMMAND and COMPUTER Al and		1
MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	1,00	0174	•	ON	
release MANUAL MLC INH if OFF) MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941			• •		l
200 IE MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF) ON DCO-64-941	140	l ^{ik}	<u> </u>	0.11	l
release MANUAL SSC INH if OFF) ON DCO-64-941	200	1,-		ON	
DCO-64-941	200	I LE		i av	1
			release MANUAL SSC INH if OFF)	ON	
			İ		
			1.		
NUMBER OF THE PROPERTY OF THE PARTY OF THE P	•			DCO-64-94	1
AIBICIDIE IF IGIH I I JIKILIMINIOIPIUINIPAGE IOPIPAGESI TOMBEN	Alele	Inje je je	HIJKLMNOPOR PAGE		NUMBER

Figure 7-18. Interrupt Checks (Sheet 1 of 20)

INT	ERNATION	NAL BUSINESS MACHINES-		
UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
210	Œ	Press and release COMPTR HALT/		
	! .	MANUAL HALT		
220	Œ	COMPTR HALT/MANUAL HALT lamp	s ON	
230	Œ	Press and release OP/TP		
240	Œ	OP lamp	ON	
250	IE .	TP lamp	OFF	
260	TRMC	Press and release Tape Address ADR 5		
270	TRMC	ADR5 lamp	ON	
280	MLDD	Press and release Data 23		
290	MLDD	DATA COMMAND 23 lamp	ON	·
300	MLDD	Press and release REPEAT/REPEAT		
310	MLDD	REPEAT lamp	ON	
3 2 0	MLDD	REPEAT lamp	OFF	
330	MLDD	CST lamp	ON	
340	MLDD	DATA COMPUTER lamps 11 and 25	Flashing	
350	TRMC	Press and release Tape Address ADR 5		
360	TRMC	ADR 5 lamp	OFF	}
370	MLDD	Press and release Data 23	,	
380	MLDD	DATA COMMAND 23 lamp	OFF	1
390	MLDD	DATA COMPUTER lamps 11 and 25	OFF	
400	IE	Press and release OP/TP	"	
410	Œ	OP lamp	OFF	· ·
420	ĪĒ.	TP lamp	ON	
430	0184	Replace SMS Card in Pos. A22 and	\	
-30		close gate 01B4		ł
440	IE.	Press and release COMPTR HALT/		i
		MANUAL HALT		1
4 50	Œ	COMPTR HALT/MANUAL HALT lamp	OFF	1
460	ΙE	Press and release REPEAT/REPEAT		
470	Œ	REPEAT lamp	OFF	
480	E .	REPEAT tamp	ON	
	1			
		ĺ		
			DCO-64-940	
ABC	DEF	GHIJKLMNOPQR PAGE O	F PAGES N	UMBER
x		133	A- 6-	4-385-9414

Figure 7-18. Interrupt Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT	VO. 6902000
STEP	PANEL	OPERATION	NORMAI INDICATIO	
490	MLDD	Press and release A3, A5, IS1, IS2, IS3.		
500	MLDD	COMMAND and COMPUTER A1, A3, A4, A5, IS1, IS2 and IS3 lamps	ON	
510	MLDD	DATA ADDRESS COMPUTER .D.K., DM1, DM2, OP2 and OP4 lamps	ON	
520	MLDD	Press and release 0A4		
530	MLDD	COMMAND and COMPUTER 0A4 lamp	ON	
540	MLDD	DATA COMPTR lamp 12	ON	
550	MLDD	Press and release OAl DATA		
	l	ADDRESS (COMMAND and COMPTR)	ON	l l
560	MLDD	DATA COMPTR lamp 12	OFF	
570	MLDD	Press and release OAl DATA		
Ì]	ADDRESS (COMMAND and COMPTR)	OFF]
580	MLDD	DATA COMPTR lamp 12	ON	\$
590	MLDD	Press and release DATA ADDRESS		
!	į.	0A9 (COMMAND and COMPTR lamp)	ON	1
600	MLDD	DATA COMPTR lamp 12	OFF	
610	MLDD	Press and release DATA ADDRESS		
1	1	0A9 (COMMAND and COMPTR lamp)	OFF	
620	MLDD	DATA COMPTR lamp 12	ON	
630	MLDD	Press and release IS1, IS2, IS3 and A1		
64 0	MLDD	COMMAND and COMPUTER IS1, IS2,	1	
	!	IS3 and Al lamps	OFF	· ·
650	MLDD	COMMAND and COMPUTER A3, A4,		
		A5 and 0A4 lamps	ON	l l
660	MLDD	DATA COMPTR lamp 12	OFF	
670	MLDD	Press and release IS1, IS2, IS3 and Al	ł	· · · · · · · · · · · · · · · · · · ·
			ł	
	1		·	1
1	1	i	Ĭ	Ì
	I.	ļ		ł
	i		· ·	ļ
	1		ĺ	
	1	l	ļ	ł
1	1	}	1	1
Į	1	ł	{	
l	1		[
1	1	i	<u> </u>	i
ł	1		DCD-64-9	40
	1			سنت سين جين سائين.
ABC	DEF	HIJKLMNOPQR PAGE O		NUMBER
v		136	<u> </u>	- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 3)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
680	MLDD	COMMAND and COMPUTER IS1, IS2,		
690	MLDD	IS3, A1, A3, A4, A5 and 0A4 lamps COMPUTER DX, DM1, DM2, OP2 and	ON	
		OP4 lamps	ON	
700	MLDD Œ	DATA COMPTR lamp 12	ON	
710 720	IE IE	Press and release OP/TP	ON	
730	IE	OP lamp	ON	
740 ·	MLDD	TP lamp	OFF	<u> </u>
1	IE MLDD	DATA COMPTR lamp 12	OFF	
750		RESET PIOR lamp	ON	ļ
760	MLDD	CST lamp	ON	
770	Œ	Press and release OP/TP		1
780	Œ	OP lamp	OFF	
790	Œ	TP lamp	ON	
800	Œ	Press and release RESET PIOR	!	1
810	Œ	RESET PIOR lamp	OFF	
820	MLDD	CST lamp	OFF	
830	MLDD	DATA COMPTR lamp 12	ON	
840	MLDD	Press and release 0A4		i
850	MLDD	COMMAND and COMPTR 0A4 lamp	OFF	<u></u>
860	MLDD	DATA COMPTR lamp 12	OFF	
870	MLDD	Press and release 0A3		
880	MLDD	COMMAND and COMPTR 0A3 lamp	ON	
890	MLDD	DATA COMPTR 11 abd 25 lamps	ON	<u></u>
900	MLDD	Press and release OAl		
910	MLDD	COMMAND and COMPTR 0Al lamp	ON	<u></u>
920	MLDD	DATA COMPTR 11 and 25 lamps	OFF	
930	MLDD	Press and release 0Al		
940	MLDD	COMMAND and COMPTR 0Al lamp	OFF	
950	MLDD	DATA COMPTR 11 and 25 lamps	ON	<u></u>
960	MLDD	Press and release 0A3		
970	MLDD	COMMAND and COMPTR 0A3 lamp	OFF	<u></u>
				1
		·	1	1
:				
		``		
`				1
			DCO-64-940	<u> </u>
ABIC	DEFG			UMBER
V		137	A-64	-385-9414

Figure 7-18. Interrupt Checks (Sheet 4)

INT	ERNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
980	MLDD	DATA COMPTR 11 and 25 lamps	OFF	
990	MLDD	Press and release OAl		
1000	MLDD	COMMAND and COMPUTER OAL lamp	ON	
1010	MLDD	Press and release 0A6		
1020	MLDD	COMMAND 0A6 lamp	ON	
1030	MLDD	ON, ADVANCE and CST lamps	OFF	
1040	MLDD	Press and release 0A6	OPP	
1050 1060	MLDD MLDD	COMMAND 0A6 lamp Press and release 0Al	OFF	
1070	MLDD	COMMAND and COMPUTER 0Al lamp	OFF	
1080	MLDD	Press and release A2, A3, A8, IS1, IS2,	OFF	
1080	MLDD	and IS3		
1090	MLDD	COMMAND and COMPUTER IS1, IS2,		
,	1200	IS3, and A3 lamps	OFF	
1100	MLDD	DATA ADDRESS COMPUTER DX.	•	
		DM1, DM2, and OP2 lamps	OFF	
1110	MLDD	COMPUTER OP3, and OP4 lamps	ON	
1120	MLDD	COMMAND and COMPUTER A1, A2,		
l	ľ	A4, A5 and A8 lamps	ON	1
1130	MLDD	Press and release SINGLE STEP ON/OFF		
1140	MLDD	ON, ADVANCE and CST lamps	ON	
1150	MLDD	OFF lamp	OFF	
1160	MLDD	Press and release Al and A3	•	
1170	MLDD	COMPTR Al, A2, A4, A5, and A8 lamps	ON	
1180	MLDD	COMMAND Al lamp	OFF	
1190	MLDD	COMMAND A2, A3, A4, A5 and A8 lamp		
1200	02A3	If the Spare Probe is connected to SP1	Į.	
	MLDD	rotate display select to position SP1;	!	1
		if Spare Probe is connected to SP2,	1	
	L	rotate display select to SP2 position.		1
1210	Œ	Rotate phase select switch to position		1
I		В.		
ł	1	5		
1	1		1	1
		Ì		
1	1			1
1		1		1
1	1	i		
į	1	j		İ
1			DCO-64-940	L
ATE TO		BHIJKLMNOPQR PAGE O		UMBER
ABIC	DEF	SHIIJKILMINIOIP UK PAGE	Λ-64	-385-9414
X		138		- 30 3 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -

Figure 7-18. Interrupt Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
1220	DE.	Turn BIT GATE to 5			
1230	TRMC	Connect Spare Probe to TP30	1	1	
1240	IE .	Turn CLOCK to Y			
1250	MLDD	Press and release 0A8			
1260	MLDD	COMMAND 0A8 lamp	ON		
1270	MLDD	Press and release REPEAT/SINGLE	ł		
1280	MLDD	Press and release ADVANCE/CST			
1290	MLDD	ADVANCE and CST lamps	OFF		
1300	MLDD	ON lamp	ON		
1310	Œ	INTC lamp	ON		
1320	MLDD	DATA COMPUTER SIGN through 12		. •	
	1	lamps	ON		
1330	MLDD	COMMAND and COMPTR A2, A3, A4,			
	i	A5 and A8 lamps	ON		
1340	MLDD	REPEAT lamp	OFF		
1350	MLDD	SINGLE lamp	ON		
1360	MLDD	Press and release REPEAT/SINGLE	1		
1370	MLDD	REPEAT lamp	ON		
1380	MLDD	SINGLE lamp	OFF		
1390	MLDD	DATA COMPUTER SIGN through 25]		
	1	lamps	ON		
1400	MLDD	Press and release A4, A5 and A6			
1410	MLDD	COMMAND A2, A3, A6 and A8 lamps	ON		
1420	MLDD	COMPTR A2, A3, A6 and A8 lamps	ON		
1430	MLDD	Press and release 0A8	ì		
1 44 0	MLDD	COMMAND and COMPTR 0A8 lamp	OFF		
1450	MLDD	Press and release 0A9	1		
1 4 60	MLDD	COMMAND 0A9 lamp	ON		
1 4 70	MLDD	ADVANCE and CST lamps	ON		
1480	MLDD	Press and release 0A9	}		
1490	MLDD	COMMAND 0A9 lamp	OFF		
1500	MLDD	Press and release A2, A8 and A7	ł		
1510	MLDD	COMMAND A2 and A8 lamps	OFF		
				·	
l			DCO-64-940		
Alela	DEF	HIJKLMNOPORPAGE	F PAGES N	UMBER	
Pale	taletch,	139	Δ-64	-385-9414	

Figure 7-18. Interrupt Checks (Sheet 6)

UNIT N	IAME :	'LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1520	MLDD	COMMAND A7 lamp	ON	
1530 1540	MLDD MLDD	Press and release ADVANCE/CST COMPTR and COMMAND A3, A6 and A7 lamps	ОИ	
1550 1560	MLDD MLDD	Press and release 0A5,0A4, and 0A2 COMMAND 0A5,0A4, and 0A2 lamps	ON	
1570 1580	IE M L D D	Turn BIT GATE to 2 Press and release ADVANCE/CST (2 times)		
1590 1600	MLDD MLDD	COMPUTER 0A5, 0A4 and 0A2 lamps DATA COMPUTER 22, 23, 24, and	ON,	
		25 lamps	ON	
1,610	Œ	INTC lamp	OFF	
1620	MLDD	Press and release 0A5 and 0A4		1
1630 1640	MLDD MLDD	COMMAND 0A5 and 0A4 lamps Press and release SINGLE STEP ON/OFF	OFF	
1650	MLDD	ON, ADVANCE and CST lamps	OFF	ł
1660	MLDD	OFF lamp	ON	
1670	MLDD	COMPTR 0A5 and 0A4 lamps	OFF	
1680	MLDD	Press and release 0A8		
1690 1700	MLDD MLDD	COMMAND and COMPTR 0A8 lamp Press and release 0A2	ON	1
1710	MLDD	COMMAND and COMPTR 0A2 lamp	OFF	
1720	IE .	INTC lamp	ON	
1730 17 4 0	MLDD MLDD	Press and release 0A8	· OEE :	1
1750	MLDD	COMMAND and COMPTR 0A8 lamp Press and release MANUAL RE-	OFF	<u></u>
i - / -	<u> </u> _	START		
1760 1770	Œ	INTC lamp MANUAL MLC INH lamp (if OFF	OFF	
		press and release MANUAL MLC		1
]		INH)	ON	
]		Ì	· ·	,
		İ		
ļ	1	}		
	1	}		
			DGQ (4.040	
			DCO-64-940	<u></u>
ARC	DEF	GHIJKLMNOPQR PAGE (NUMBER 4-385-9414

Figure 7-18. Interrupt Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
			NORMAL		
STEP	PANEL	OPERATION	INDICATION	DATA	
1780	Œ	MANUAL SSC INH lamp (if OFF press			
*		and release MANUAL SSC INH)	ON		
1790	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS-			
1800	MLDD	PLAY RESET COMMAND and COMPTR ADR lamps	OFF		
1810	IE	INTC lamp	ON	 	
1820	MLDD	Turn DISPLAY SELECT to position 14			
1830	MLDD	ALL DATA COMPTR lamps	OFF	ł	
1840	MLDD	Press and release MANUAL RESTART			
1850	IE	INTC lamp	OFF		
1860	MLDD	Press and release ON/OFF			
1870	MLDD	ON, ADVANCE and CST lamps	ON		
1880	MLDD	OFF lamp.	OFF		
1890	Œ	Press and release OP/TP			
1900	ΙE	OP lamp	ON		
1910	ΙE	TP lamp	OFF		
1920	TRMC	Press and release ADR 3			
1930	TRMC	ADR 3 lamp	ON	1	
1940	MLDD	Press and release OAL, OA2 and OA3			
1950	MLDD	COMMAND 0A1, 0A2 and 0A3 lamps	ON	1	
1960	MLDD	Press and release ADVANCE/CST			
1970	MLDD	All DATA lamps except 10 (DATA		1	
	ţ	LAMP 10 may be on)	OFF		
1980	MLDD	COMPTR 0A1, 0A2, 0A3 and A2 lamps	ON		
1990	Œ	INTC lamp	OFF		
2000	ΙΈ	EAM lamp	ON		
2010	Œ	Press and release OP/TP .		<u> </u>	
2020	Œ	OP lamp	OFF		
2030	IE	TP lamp	ON		
2035	Œ	Press and release RESET PIOR			
2036	Œ	RESET PIOR lamp	OFF		
2040	Œ	INTC lamp	ON		
2050	MLDD	DATA COMPTR SIGN through 25			
20/2	1	lamps	ON		
2060	MLDD	ADVANCE/CST lamps	OFF	<u> </u>	
2070	Œ	Press and release MANUAL MLC INH	· I	1	
2075	TE.	MANUAL MLC INH lamp	OFF		
			DCO-64-941		
ABC	DEF	GHIJKLMNOPOR PAGE	F PAGES N	UMBER	
	 - - - 	- 	A- 6	4-385-9414	

Figure 7-18. Interrupt Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
2090	Œ	Press and release MANUAL SSC INH			
2100	Œ	MANUAL SSC INH lamp	OFF		
2110	MLDD	Press and releaseOA1, 0A2 and 0A3		ł	
2120	MLDD	COMMAND and COMPTR 0A1,0A2			
		and 0A3 lamps	OFF		
2130	TRMC	Press and release ADR 3			
2140	Œ	Press and release ERROR RESET			
2150	Œ	EAM lamp	OFF		
2160	Œ	INTC lamp	OFF.		
2170	MLDD	DATA COMPUTER SIGN through	OPP	1	
2100	WIDD	25 lamps	OFF		
2180 2190	MLDD	ADVANCE/CST lamps	ON		
2200	TRMC	Press and release ADR 5	ON		
2210	MLDD	ADR 5 lamp Press and release DS3	UN	ļ 	
2210	MLDD		ON	1	
2230	MLDD	•	ON		
2240	MLDD	· · · · · · · · · · · · · · · · · · ·	OFF	<u> </u>	
2250	MLDD	ON lamp	OFF		
2260	IE IE	INTC lamp	ON		
2270	TRMC	Press and release ADR 5	ON		
2280	TRMC	ADR 5 lamp	OFF	j	
2290	MLDD	Press and release DS 3 lamp	011		
2300	MLDD	- -	OFF		
2310	MLDD	Press and release OA1, OA2, OA4, OA5	J]	
2320	MLDD	COMMAND and COMPUTER 0A1, 0A2,		l	
		0A4 and 0A5 lamps	ON	[
2 330	Œ	INTC lamp	ON	I	
2340	MLDD	•	.		
2350	MLDD	COMMAND and COMPUTER 0A2 lamp	OFF	i	
2360	MLDD	Press and release OAl	1		
2370	MLDD	COMMAND and COMPUTER OAl lamp	OFF	1	
2380	Œ	INTC lamp	ON		
ŀ	i				
	1				
1			1	1	
	1				
	1			i	
			I	Ī	
			i	ł	
1	1		1	1	
ł			DCO-64-940	I	
ABC	DEF	HIJKLMNOPOR PAGE O	F PAGES N	UMBER	
XII		142	A- 64	-385-9414	

Figure 7-18. Interrupt Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
			NORMAL		
STEP	PANEL	OPERATION	INDICATION	DATA	
2390	MLDD	Press and release 0A3			
2400	MLDD		ON		
2410	MLDD				
2420	MLDD	COMMAND and COMPUTER OA 2 lamp	ON	·	
2430	Œ	INTC lamp	ON		
2440	MLDD	Press and release 0A4			
2450	MLDD	COMMAND and COMPUTER 0A4 lamp	OFF		
2460	MLDD	Press and release 0A3		_ 	
2470	MLDD	COMMAND and COMPUTER 0A3 lamp	OFF		
2480	IE .	INTC lamp	ON		
2490	MLDD	Press and release 0A5			
2500	MLDD	COMMAND and COMPUTER 0A5 lamp	OFF		
2510	MLDD	Press and release 0A4			
2520	MLDD	COMMAND and COMPUTER 0A4 lamp	ON		
2530	Œ	INTC lamp	ON		
2540	MLDD	Press and release 0A6			
2550	MLDD	COMMAND and COMPUTER 0A6 lamp	ON	1	
2560	MLDD	Press and release 0A5			
2570	MLDD	COMMAND and COMPUTER 0A5 lamp	ON]	
2580	Œ	INTC lamp	ON		
2590	MLDD	Press and release 0A7			
2600	MLDD	COMMAND and COMPUTER 0A7 lamp	ON	Í	
2610	MLDD	Press and release 0A6		 	
2620	MLDD	COMMAND and COMPUTER 0A6 lamp	OFF	ŧ	
2630	Œ	INTC lamp	ON		
2640	MLDD	Press and release COMMAND DIS-			
	1	PLAY RESET		[
2650	MLDD	COMMAND and COMPUTER lamps	OFF		
2660	MLDD	Press and release 0A9		1	
2670	MLDD	COMMAND 0A9 lamp	ON		
2680	MLDD	ADVANCE/CST lamps	ON		
2690	Œ	INTC lamp	ON		
2700	MLDD	Press and release 0A9			
2710	MLDD	COMMAND 0A9 lamp	OFF		
2720	MLDD	Press and release 0A2,0A4 and 0A5			
1	1				
]				ļ	
	1		DCO-64-941		
				1111050	
ABC	DEF	GHIJKLMNOPQR PAGE O	F PAGES N	UMBER -385-9414	
x		143	A-04	-303-7414	

Figure 7-18. Interrupt Checks (Sheet 10)

MLDD	AN	ME:	I	VDC MANUAL EXERCISER	UNI	r NO.	6902000
MLDD	PA	ANEL		OPERATION			DATA
MLDD		MLDE		COMMAND 0A2, 0A4 and 0A5 lamps	ON		
MLDD	1		- 1	,			
MLDD				COMPUTER 0A2, 0A4 and 0A5 lamps	ON		
2770 MLDD COMMAND 0A2, 0A4 and 0A5 lamps OFF 2780 IE INTC lamp ON 2790 TRMC Press and release ADR 5 ON 2810 MLDD Press and release DS 4 ON 2820 MLDD Press and release ADVANCE/CST ON 2840 MLDD Press and release ADVANCE/CST OFF 2840 MLDD Press and release ADR 5 OFF 2850 IE INTC lamp OFF 2860 TRMC ADR 5 lamp OFF 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 OFF 2890 MLDD Press and release ADR1, ADR2 ON 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release ADVANCE/CST ON 2930 MLDD Press and release ADVANCE/CST ON 2950 IE INTC lamp ON 2970 IE MANUAL HALT <td< td=""><td></td><td>MLDI</td><td>5 [</td><td></td><td>]</td><td></td><td></td></td<>		MLDI	5 []		
IE			- 1		OFF		
TRMC		IE.		•	•		
2800 TRMC ADR 5 lamp ON 2810 MLDD Press and release DS 4 ON 2820 MLDD COMMAND DS 4 lamp ON 2830 MLDD Press and release ADVANCE/CST OFF 2840 MLDD COMPUTER 0A2,0A4, and 0A5 lamps OFF 2850 IE INTC lamp OFF 2860 TRMC ADR 5 lamp OFF 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 ON 2890 MLDD Press and release ADR1, ADR2 ON 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release OAS ON 2930 MLDD Press and release ADV ANCE/CST ON 2950 IE INTC lamp (if ALL lamp is ON) ON 2970 IE MANUAL HALT ON 2980 IE CHANNEL lamp (if OFF press and release MAUAL HALT ON 2990 IE Press and relea		TRMC	:		1		
2810 MLDD Press and release DS 4 2820 MLDD COMMAND DS 4 lamp ON 2830 MLDD Press and release ADVANCE/CST 2840 MLDD COMPUTER 0A2,0A4, and 0A5 lamps OFF 2850 E INTC lamp OFF 2860 TRMC Press and release ADR 5 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 2890 MLDD Press and release DS 4 2890 MLDD Press and release ADR1, ADR2 2910 TRMC OOMMAND DS 4 lamp OFF 2920 MLDD Press and release 0A5 2920 MLDD Press and release 0A5 2930 MLDD Press and release ADVANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps 2980 IE CHANNEL lamp (if OFF press and release) 2990 MODULE lamp 3010 E Press and release ALL 3010 MLDD Press and release MANUAL HALT 3013 MLDD Press and release MANUAL HALT 3014 MLDD Press and release ON/OFF 3015 MLDD Press and release ON/OFF 3016 MLDD Press and release ON/OFF 3017 IE INTC lamp 3018 MLDD Press and release ON/OFF 3019 IE INTC lamp 3010 IE INTC lamp 3011 MLDD Press and release ON/OFF 3012 IE INTC lamp 3013 MLDD Press and release ON/OFF 3015 MLDD Press and release ON/OFF 3016 IE INTC lamp 3017 ON			-		ON		
2820 MLDD COMMAND DS 4 lamp Press and release ADVANCE/CST 2840 MLDD COMPUTER 0A2,0A4, and 0A5 lamps 2850 E INTC lamp OFF 2860 TRMC Press and release ADR 5 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 2890 MLDD COMMAND DS 4 lamp OFF 2900 TRMC ADR1, ADR2 ADR6 lamps ON 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release 0A5 2930 MLDD Press and release ADVANCE/CST 2930 MLDD Press and release ADVANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps 2980 IE CHANNEL lamp (if OFF press and release) 3010 IE Press and release ALL 3010 MLDD Press and release MANUAL HALT 3011 MLDD Press and release MANUAL HALT 3012 IE ALL lamp 3014 MLDD Press and release MANUAL HALT 3015 MLDD Press and release ADVANCE 3016 MLDD Press and release ADVANCE 3017 MLDD Press and release MANUAL HALT 3018 MLDD Press and release ON/OFF 3020 IE INTC lamp 3010 IE ON 3011 MLDD PRESS AND RELEASE ON/OFF 3020 IE INTC lamp 3020 IE INTC lamp 3030 ON 304 MLDD PRESS AND RELEASE ON/OFF 3050 IE INTC lamp 3060 ON 3070 ON 3080 IE ON 3090 IE ON 30				-			
2830 MLDD Press and release ADVANCE/CST 2840 MLDD COMPUTER 0A2,0A4, and 0A5 lamps EE INTC lamp OFF 2860 TRMC Press and release ADR 5 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 2890 MLDD Press and release DS 4 2890 TRMC COMMAND DS 4 lamp OFF 2900 TRMC Press and release ADR1, ADR2 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release 0A5 2930 MLDD Press and release ADVANCE/CST 2930 MLDD Press and release ADVANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 IE Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE ALL lamp 3014 MLDD Press and release MANUAL HALT 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp 3016 IE ON 3017 IE INTC lamp 3018 MLDD Press and release ADVANCE 3019 IE INTC lamp 3010 IE INTC lamp 3011 IE ON 3012 IE INTC lamp 3013 MLDD Press and release ON/OFF 3015 INTC lamp 3016 INTC lamp 3017 ON 3018 INTC lamp 3019 INTC lamp 3010 ON 3011 INTC lamp 3011 ON 3012 INTC lamp 3013 ON 3014 MLDD Press and release ON/OFF 3015 INTC lamp 3016 ON			- 1	. — -	ON		l
2840 MLDD COMPUTER 0A2,0A4, and 0A5 lamps 2850 IE 2860 TRMC 2870 TRMC Press and release ADR 5 2880 MLDD Press and release DS 4 2890 MLDD COMMAND DS 4 lamp 2900 TRMC ADR1, ADR2 and ADR6 lamps 2910 TRMC ADR1, ADR2 and ADR6 lamps 2920 MLDD Press and release 0A5 2930 MLDD Press and release ADVANCE/CST 2950 IE 2950 II 2950 II 2970 II 2970 II 2980 II 2990 II 300					{		
2850 IE INTC lamp OFF 2860 TRMC Press and release ADR 5 ADR 5 lamp OFF 2880 MLDD Press and release DS 4 COMMAND DS 4 lamp OFF 2900 TRMC ADR1, ADR2 and ADR6 lamps ON 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release 0A5 2930 MLDD Press and release ADVANCE/CST 2950 IE INTC lamp (if ALL lamp is ON) ON 2960 IE Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release MANUAL HALT 3013 MLDD Press and release MANUAL HALT 3014 MLDD Press and release MANUAL HALT 3015 MLDD Press and release ADVANCE 3020 IE INTC lamp ON 3020 IE INTC lamp ON 3032 II ON 3032 II ON 3034 MLDD Press and release MANUAL HALT 304 MLDD Press and release MANUAL HALT 305 MLDD Press and release ON/OFF 306 II ON 307 ON 308 ON 309 ON 3010 II ON 3011 II ON 3012 II ON 3013 MLDD PRESS AND RELEASE ON/OFF 3014 MLDD PRESS AND RELEASE ON/OFF 3020 II ON 3020 II ON 3020 II ON 3020 ON					OFF		1
2860 TRMC Press and release ADR 5 2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 2890 MLDD Press and release DS 4 2890 TRMC OOMMAND DS 4 lamp OFF 2900 TRMC ADR1, ADR2 and ADR6 lamps ON 2910 MLDD Press and release 0A5 2920 MLDD Press and release 0A5 2930 MLDD COMMAND 0A5 lamp ON 2940 MLDD Press and release ADVANCE/CST 2950 E INTC lamp (if ALL lamp is ON) ON 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 TE ALL lamp 3014 MLDD Press and release MANUAL HALT 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON 3020 IE INTC lamp ON	•				l .		
2870 TRMC ADR 5 lamp OFF 2880 MLDD Press and release DS 4 OFF 2890 MLDD COMMAND DS 4 lamp OFF 2900 TRMC ADR1, ADR2 and ADR6 lamps ON 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release 0A5 ON 2930 MLDD COMMAND 0A5 lamp ON 2940 MLDD Press and release ADVANCE/CST ON 2950 E INTC lamp (if ALL lamp is ON) ON 2960 IE Press and release MANUAL HALT ON 2970 IE MANUAL HALT and COMPTR HALT ON 2980 IE CHANNEL lamp (if OFF press and release) ON 2990 IE MODULE lamp OFF 3010 IE Press and release ALL ON 3012 MLDD Press and release MANUAL HALT ON 3013 MLDD Press and release ADVANCE ON 3015 MLDD <		TRMC	5				
2880 MLDD Press and release DS 4 2890 MLDD COMMAND DS 4 lamp 2900 TRMC Press and release ADR1, ADR2 2910 TRMC ADR1, ADR2 and ADR6 lamps 2920 MLDD Press and release 0A5 2930 MLDD COMMAND 0A5 lamp 2940 MLDD Press and release ADVANCE/CST 2950 IE INTC lamp (if ALL lamp is ON) 2960 IE Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp 3010 IE Press and release ALL 3011 MLDD Press and release MANUAL HALT 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON ON ON ON O		TRMC			OFF		ſ
2890 MLDD COMMAND DS 4 lamp 2900 TRMC 2910 TRMC 2910 TRMC 2920 MLDD Press and release ADR1, ADR2 ADR1, ADR2 and ADR6 lamps Press and release 0.A5 COMMAND 0.A5 lamp ON 2940 MLDD Press and release ADVANCE/CST 2950 IE INTC lamp (if ALL lamp is ON) Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps CHANNEL lamp (if OFF press and release) ON 2980 IE CHANNEL lamp 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE Press and release MANUAL HALT 3011 MLDD Press and release MANUAL HALT 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON OFF ON ON ON OFF ON ON ON OFF ON ON ON ON ON OFF ON ON ON ON ON ON ON ON ON ON ON ON ON	1	MLDI	D	-	1		<u> </u>
2900 TRMC Press and release ADR1, ADR2 2910 TRMC ADR1, ADR2 and ADR6 lamps ON 2920 MLDD Press and release 0A5 2930 MLDD COMMAND 0A5 lamp ON 2940 MLDD Press and release ADVANCE/CST 2950 IE INTC lamp (if ALL lamp is ON) 2960 IE Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON ON ON ON ON					OFF		Į
2910 TRMC MLDD Press and release 0A5 2930 MLDD COMMAND 0A5 lamp ON 2940 MLDD Press and release ADV ANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE ALL lamp Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON ON ON ON ON	1						
2920 MLDD Press and release 0A5 2930 MLDD COMMAND 0A5 lamp 2940 MLDD Press and release ADV ANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE ALL lamp Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON ON ON ON ON					ON		
2930 MLDD COMMAND 0A5 lamp 2940 MLDD Press and release ADVANCE/CST 2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON ON ON ON ON	1		-	•			
2940 MLDD Press and release ADVANCE/CST 2950 IE INTC lamp (if ALL lamp is ON) 2960 IE Press and release MANUAL HALT/ COMPTR HALT 2970 IE MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON ON ON ON ON ON ON ON O					ON		
2950 E INTC lamp (if ALL lamp is ON) 2960 E Press and release MANUAL HALT/ COMPTR HALT MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp ON 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ON/OFF MLDD Press and release ON/OFF INTC lamp ON	1	MLDI	b	•	1		1
2960 IE Press and release MANUAL HALT/ COMPTR HALT MANUAL HALT and COMPTR HALT lamps ON 2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp ON 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF INTC lamp ON	1	Œ			ON		
lamps CHANNEL lamp (if OFF press and release) NON Press and release ALL ALL lamp Press and release MANUAL HALT Press and release ON/OFF MLDD MLDD MLDD MLDD Press and release ADVANCE Press and release ON/OFF INTC lamp ON ON ON ON ON ON ON ON ON ON		Œ		Press and release MANUAL HALT/			
2980 IE CHANNEL lamp (if OFF press and release) 2990 IE MODULE lamp OFF 3000 IE Press and release ALL 3010 IE ALL lamp ON 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON	1	ΙE			1]
release) NODULE lamp OFF MODULE lamp Press and release ALL ALL lamp Press and release MANUAL HALT Press and release ON/OFF MLDD MLDD MLDD Press and release ADVANCE Press and release ON/OFF INTC lamp ON ON ON ON ON ON ON ON ON O	1		ı		ON		<u> </u>
2990 IE MODULE lamp 3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON ON		Œ					l
3000 IE Press and release ALL 3010 IE ALL lamp 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON	1	-		·			
3010 IE ALL lamp 3012 IE Press and release MANUAL HALT 3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC lamp ON				-	OFF		
3012 3013 MLDD NCDD NLDD NLDD NLDD NLDD NLDD NLDD N							•
3013 MLDD Press and release ON/OFF 3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC tamp ON					ON		
3014 MLDD Press and release ADVANCE 3015 MLDD Press and release ON/OFF 3020 IE INTC iamp ON					1		1
3015 MLDD Press and release ON/OFF 3020 E INTC lamp ON			_		1 .]
3020 IE INTC lamp ON					1		1
			ט	- · ·			l
		IF.		INIC lamp	ON		
200 /4 0							i
DCO-64-9	l				DCO-6	4-94E	<u> </u>
ABCDEFGHIJKLMNOPOR PAGE OF PAGES	ī	FF	To	HILLIKI MNOPORPAGE	FPAGES	N	UMBER

Figure 7-18. Interrupt Checks (Sheet 11)

UNIT NAME: LVDC MANUAL EXERCISER UNIT NO. 6902000					
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
3030	MLDD	ON, ADVANCE and CST lamps	OFF		
3 04 0	MLDD	Press and release MANUAL RE-			
	1	START			
3060	MLDD	Press and release SINGLE STEP			
		ON/OFF			
3070	MLDD	ON, ADVANCE and CST lamps	ON		
3090	Œ	INTC lamp	OFF		
3100	Œ	Press and release MANUAL HALT			
		COMPTR HALT			
3110	IE .	MANUAL HALT and COMPTR HALT			
2120	1_	lamps	ON		
3120	IE .	Press and release CHANNEL 1			
2120	1_	(CH2=1, CH3=0, CH2=0, CH3=1)			
3130	IE.	ALL lamp	OFF	·	
3140	IE	CHANNEL 1 (CH2=1, CH3=0) lamp	OFF		
3150	IE .	CHANNEL 1 (CH2=0, CH3=1) tamp	ON	}	
3160	Œ	Press and release MANUAL HALT/			
	1	COMPTR HALT		Į.	
3170	IE.	MANUAL HALT and COMPTR HALT			
	1	lamps	OFF		
3180	MLDD	Press and release 0A5		1	
3190	MLDD	COMMAND and COMPUTER 0A5 lamp			
3200	TRMC	Press and release ADR 3 lamp	ON		
3210	TRMC	Press and release ADR1, ADR2 and		ŀ	
		ADR3		ł	
3220	TRMC	ADR1, ADR2, ADR3 and ADR6 lamps	OFF		
3230	MLDD	Press and release A2 and A3	ļ	1	
3240	MLDD	COMMAND and COMPUTER A2 and		ì	
	1	A3 lamps	ON	<u></u>	
3250	MLDD	Press and release ON/OFF		l	
3260	MLDD	ON lamp	ON	L	
3270	MLDD	OFF lamp	OFF		
3 28 0	MLDD	Press and release 0A9		I	
3290	MLDD	COMMAND 0A9 lamp	ON	1	
3300	MLDD	Press and release COMPTR DIS-		1	
2210	L	PLAY RESET		1	
3310	IE .	Press and release ERROR RESET	022		
3320	Œ	COMPTR ALARM lamp	OFF		
			l .	1	
	1	}		1	
			DCO (4 04)	ł	
			DCO-64-941	1	
	DEF	GHIJKLMNOPOR PAGE O	FIPAGESI N	IUMBER	

Figure 7-18. Interrupt Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-						
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DAT A		
3330 3340 3350 3360 3370 3380	MLDD MLDD MLDD MLDD MLDD MLDD	Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps	OFF OFF ON	·		
Note: 3390 3400 3410	MLDD MLDD MLDD	DATA COMPUTER 10 lamp will flash ON and then go OFF when step 3390 is exercised Press and release ON/OFF DATA COMPUTER lamp 10 ON, ADVANCE and CST lamps	ON/OFF OFF			
3420 3430 3440 3450 3460	MLDD MLDD IE IE MLDD	OFF lamp COMPUTER Al, A2 and A5 lamps COMPTR ALARM lamp INTC lamp Press and release MANUAL RE-	ON ON ON			
3 4 70 3 48 0	IE MLDD	START INTC lamp Press and release COMMAND DIS- PLAY RESET	OFF			
3490 3500 3510 3520 3530	MLDD IE IE IE IE	All COMMAND and COMPUTER lamps Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release MANUAL SSC INH MANUAL SSC INH lamp				
3540 3550 3560 3570	MLDD MLDD MLDD MLDD	Press and release A2 and A3 COMMAND and COMPUTER A2 and A3 lamps Press and release ON/OFF ON, ADVANCE and CST lamps	ON ON			
3580	MLDD	OFF lamp	OFF			
			DCO-64-940			
ABC	DEF	3 H I J K L M N O P Q R PAGE 0		UMBER -385-9414		

Figure 7-18. Interrupt Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
3590	MLDD	Press and release 0A9	,		
3600	MLDD	COMMAND 0A9 lamp	ON		
3610	MLDD	Press and release COMPUTER DIS- PLAY RESET			
3620	DE,	Press and release ERROR RESET			
3630	Œ	COMPUTER ALARM lamp	OFF		
3640	MLDD	· · · - - · · · · - · · · · · · · · · · · · ·		1	
3650	MLDD		OFF		
3660	Œ	Press and release OP/TP]	
3670	Œ	OP lamp	ON		
3680	IE .	TP lamp	OFF		
3690	MLDD	Press and release ADVANCE/CST	-	•	
3700 3710	IE IE	RESET PIOR lamp Press and release RESET PIOR	ON		
3720	IE IE	RESET PIOR lamp	OFF]	
Note:	LE.	DATA COMPUTER 10 lamp (may be	OFF		
Note.		ON or OFF)			
3730	IE.	Press and release OP/TP			
3740	Œ	OP lamp	OFF		
3750	Œ	TP lamp	ON		
3760	MLDD	•			
3770	MLDD		OFF	<u> </u>	
3780	MLDD	OFF lamp	ON		
3790	MLDD	DATA COMPTR SIGN through 25 lamp	1		
3800	MLDD	Press and release MANUAL RESTART	•	i	
3810 3820	MLDD	INTC lamp Press and release COMMAND DIS- PLAY RESET	OFF		
3830	MLDD	All COMMAND lamps	OFF	ŀ	
3840	MLDD	Press and release ERROR OVER	OFF		
3850	MLDD	ERROR OVER RIDE lamp	ON		
3860	MLDD	Press and release A2 and A3	•	 	
38 70	MLDD	COMMAND and COMPUTER A2 and	ł	l	
		A3 lamps	ON	· L	
		•	1		
	1		1		
	1		·		
	1		1		
{	1		DCO-64-940		
ABIC	DEF	HIJKLMNOP OR PAGE O	F PAGES N	UMBER	
X			A-64	-385-9414	

Figure 7-18. Interrupt Checks (Sheet 14)

3890 3900	PANEL MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD	OPERATION Press and release ON/OFF ON, ADVANCE and CST lamps OFF lamp Press and release 0A9 COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	NORMAL INDICATION ON OFF ON OFF OFF OFF ON	DATA
3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD	ON, ADVANCE and CST lamps OFF lamp Press and release 0A9 COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF OFF	
3890 3900 3910 3920 3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD	ON, ADVANCE and CST lamps OFF lamp Press and release 0A9 COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF OFF	
3900 3910 3920 3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD	OFF lamp Press and release 0A3 COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF OFF	
3910 3920 3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD MLDD E E MLDD MLDD MLDD MLDD MLDD M	Press and release 0A3 COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3920 3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD MLDD MLDD MLDD MLDD MLDD MLDD MLDD	COMMAND 0A9 lamp Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3930 3940 3950 3960 3970 3980 3990 4000 4010	MLDD E MLDD MLDD MLDD MLDD MLDD MLDD	Press and release COMPTR DIS- PLAY RESET Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3950 3960 3970 3980 3990 4000 4010	IE MLDD MLDD MLDD MLDD MLDD MLDD	Press and release ERROR RESET COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3950 3960 3970 3980 3990 4000 4010	IE MLDD MLDD MLDD MLDD MLDD MLDD	COMPTR ALARM lamp Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3960 3970 3980 3990 4000 4010	MLDD MLDD MLDD MLDD MLDD MLDD	Turn DISPLAY SELECT to 14 Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF OFF	
3970 3980 3990 4000 4010	M LDD MLDD MLDD MLDD MLDD	Press and release 0A9 COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF	
3980 3990 4000 4010	MLDD MLDD MLDD MLDD	COMMAND 0A9 lamp Press and release A1, A3, and A5 COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	OFF	
3990 4000 4010	MLDD MLDD MLDD	Press and release Al, A3, and A5 COMMAND A3 lamp COMMAND Al, A2 and A5 lamps Press and release ON/OFF	OFF	
4 000 4 010	MLDD MLDD	COMMAND A3 lamp COMMAND A1, A2 and A5 lamps Press and release ON/OFF	1	
4010	MLDD	COMMAND Al, A2 and A5 lamps Press and release ON/OFF	1	
		Press and release ON/OFF	ON	
4020	MLDD	· ·	l	
			4	
4030	MLDD	ON, ADVANCE and CST lamps	OFF	l
4040	MLDD	•	ON .	1
4050	MLDD	COMPUTER Al, A2 and A5 lamps	ON	
4060	IE	INTC lamp	OFF	
4070	MLDD	Press and release ERROR OVER RIDE		
4080	MLDD	ERROR OVER RIDE lamp	OFF	
4090	TE	INTC lamp	ON	———
4100	MLDD	Press and release MANUAL RESTART	t	1
4110	Œ	INTC lamp	OFF	
4120	MLDD	Press and release COMMAND DIS- PLAY RESET		
4130	MLDD	All COMMAND lamps	OFF	
4140	MLDD	Press and release Al, A2 and A3	.	
4150	MLDD	COMMAND and COMPUTER Al, A2	OV.	
4160	I WIDD	and A3 lamps	ON	
4170	MLDD	Press and release ON/OFF	ON	1
4180	MLDD	ON, ADVANCE and CST lamps	ON	
4190	MLDD MLDD	OFF lamp	OFF	
4200	MLDD	Press and release REPEAT/SINGLE REPEAT lamp	OFF	1
4200	MLDD	REPEAT tamp	OFF	
		·		
]	<u></u>	DCO-64-940	1

Figure 7-18. Interrupt Checks (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME: 1	MANUAL EXERCISER	UNIT NO.	6902000
			NORMAL	
STEP	PANEL	OPERATION	INDICATION	DATA
4210	MLDD	SINGLE lamp	ON	
4220	Œ	MANUAL MLC INH lamp (Press and]	
4000		release if OFF)	ON	
4230	IE	MANUAL SSC INH lamp (Press and	ON	
4235	MLDD	release if OFF) Press and release Al, A2 and A3	ON	
4236	MLDD	COMMAND and COMPUTER A1, A2	1	}
4230	MEDE	and A3 lamps	ON	ł
4240	ΙE	Press and release OP/TP		
4250	Œ	OP lamp	ON	ļ
4260	Œ	TP lamp	OFF	
4270	Œ	Press and release MANUAL HALT/		
	[COMPUTER HALT		İ
4280	MLDD	ON, ADVANCE and CST lamps	OFF	
4290	MLDD	Press and release COMPUTER DIS-		
	(PLAY RESET		[
4300	MLDD	DATA COMPUTER 8 and 22 lamps	ON	
4310	Œ	RESET PIOR lamp	ON (Dim)	
4315	MLDD	Press and release REPEAT/SINGLE		
4320	MLDD	REPEAT lamp	ON	L
4330	MLDD	SINGLE lamp	OFF	
4340	IE IE	Press and release OP/TP	orr	İ
4350 4360	IE IE	OP lamp TP lamp	OFF ON	<u></u>
4370	IE	Press and release MANUAL HALT/	I ON	
4310		COMPUTER HALT	İ	j
4380	l _{IE}	MANUAL HALT and COMPUTER	1	
	1	HALT lamps	OFF	1
4390	Œ	INTC lamp	ON	
4400	MLDD	Press and release MANUAL RE-		
	1	START		ţ
4410	Œ	INTC lamp	OFF	ł
4420	MLDD	Press and release COMMAND DIS-		
		PLAY RESET		
4430	MLDD	All COMMAND lamps	OFF	L
4440	MLDD	Press and release ON/OFF		1
44 50	MLDD	ON, ADVANCE and CST lamps	ON	
4460	IE E	Press and release I/O Reg. RESET		1
44 70 44 80	IE IE	Press and release I/O Reg. No. 2	ON	1
4480 4490	IE E	I/O Reg. No. 2 lamp Press and release I/O Reg. RESET	ON	ļ
337U	The same	Trees and release NO Reg. RESET		1
			DCO-64-941	<u></u>
AIRIC	DEF	HIJKLMNOPOR PAGE	OF PAGES N	UMBER
X	╽╧╏╧╏ ╌╂	149	A - 6	4-385-9414

Figure 7-18. Interrupt Checks (Sheet 16)

4500 II 4510 II 4520 II 4530 II 4540 II 4550 II 4560 II 4580 N	PANE L E E E E E E E E E E E E E E E E E E	OPERATION All I/O Reg. lamps Press and release I/O Reg. Bit 12 I/O Reg. No. 2 lamp Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp Press and release ADVANCE/CST	NORMAL INDICATION OFF ON ON OFF	DATA
4510 II 4520 II 4530 II 4540 II 4550 II 4560 II 4580 II 4590 II 4600 II	E E E E E E M LDD	Press and release I/O Reg. Bit 12 I/O Reg. No. 2 lamp Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp	ON OFF ON	
4510 II 4520 II 4530 II 4540 II 4550 II 4560 II 4580 II 4590 II 4600 II	E E E E E E M LDD	Press and release I/O Reg. Bit 12 I/O Reg. No. 2 lamp Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp	OF F	
4530 II 4540 II 4550 II 4560 II 4570 II 4580 N	E E E E IE M LDD	I/O Reg. No. 2 lamp Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp	OF F	
4540 II 4550 II 4560 II 4570 II 4580 N	E E IE IE M LDD	Press and release MANUAL MLC INH MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp	ON	
4550 II 4560 II 4570 II 4580 N 4590 II 4600 II	E IE IE M LDD	MANUAL MLC INH lamp Press and release OP/TP OP lamp TP lamp	ON	
4560 II 4570 II 4580 N 4590 II 4600 II	IE IE M LDD	OP lamp TP lamp		
4570 I. 4580 N 4590 I. 4600 I.	E M LDD	TP lamp		
4590 II 4600 II	MLDD	TP lamp	OFF	į
4590 I 4600 I		Press and release ADVANCE/CST	V	
4600 I				
4600 I	-	until INTC lamp goes ON and I/O Reg.		i
4600 I		No. 2 lamp 12 goes OFF		l
	Œ	INTC lamp	ON	i
	Œ	I/O Reg. No. 2 lamp 12	OFF	
4610 N	MLDD	Press and release COMPUTER DIS-		
1		PLAY RESET		l
4620 I	Œ	Press and release OP/TP		i .
4630 I	Œ	OP lamp	OFF	
4640 I	Œ	TP lamp	ON	
4650 N	MLDD	Press and release MANUALRESTART		
4 660 I	Œ	INTC lamp	OFF	
4665 N	MLDD	Press and release Al, A2 and A3		
4666 N	MLDD	COMMAND and COMPUTER lamps		1
		Al, A2 and A3	OFF	
	TRMC	Press and release ADR 5		
	TRMC	ADR 5 lamp	ON	į
4690 N	MLDD	Press and release A2		
	MLDD	COMMAND A2 lamp	ON	
	Œ	DISCR MLC INH lamp	ON	
	Œ	Press and release OP/TP		
	Œ	OP lamp	ON	
	Œ	TP lamp	OFF	
	Œ	INTC lamp	OFF	
	Œ	Press and release OP/TP	}	
	Œ	OP lamp	OFF	<u></u>
	Œ	TP lamp	ON	
	MLDD	Press and release MANUAL RESTART	1	
4800	Œ	RESET PIOR lamp	OFF	

Figure 7-18. Interrupt Checks (Sheet 17)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
4810	MLDD	CST lamp	OFF		
4820	MLDD	Press and release A2	1		
4830	MLDD	COMMAND A2 lamp	OFF		
4840	Œ	DISCR MLC INH lamp	OFF		
48 50	Œ	Press and release MANUAL SSC INH	ł .		
48 60	Œ	MANUAL SSC INH lamp	OFF		
48 70	Œ	Press and release MANUAL MLC INH	i		
488 0	Œ	MANUAL MLC INH lamp	ON		
4890	MLDD	Press and release Al			
4900	MLDD	COMMAND Al lamp	ON		
4910	Œ	DISCR SSC INH lamp	ON		
4920	MLDD	Press and release ON/OFF			
4930	MLDD	ON and CST lamps	ON	<u> </u>	
4940	Œ	Press and release I/O Reg. No. 25	0.11		
4950 4960	IE	I/O Reg. No. 2 lamp 25 Press and release ON/OFF	ON		
4970	MLDD	ON and CST lamps	OFF	Į.	
4980	MLDD	OFF lamp	ON	·	
4990	IE IE	Press and release OP/TP	ON		
5000	TE TE	OP and RESET PIOR lamps	ON		
5010	IE	TP and INTC lamps I/O Reg. No. 2) ON		
130.0		lamp 25	OFF		
5020	IE	Press and release OP/TP	"-	 	
5030	IE	OP lamp	OFF	ļ	
5040	Œ	TP lamp	ON		
5050	MLDD	Press and release MANUAL RESTART			
5060	MLDD	CST lamp	OFF		
5070	Œ	RESET PIOR lamp	OFF		
5080	MLDD	Press and release Al	1		
5090	MLDD	COMMAND Al lamp	OFF		
-	1				
	1				
				1	
	1			}	
	1.		DCO-64-941	<u> </u>	
ABIC	DEF	HIJKLMNOPORPAGEO	F PAGES N	UMBER	
	╽┋╽┋╽ ╌┠	151	A-64	-385-9414	

Figure 7-18. Interrupt Checks (Sheet 18)

INTERNATIONAL BUSINESS MACHINES-						
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
5100	TRMC	Press and release ADR 5				
5110	TRMC	ADR 5 lamp	OFF			
5120	Œ	DISCR SSC INH lamp	OFF			
5130	MLDD	Press and release ON/OFF				
5140	MLDD	ON, ADVANCE and CST lamps	ON			
5150	Œ	Press and release I/O Reg. No. 2 RESET				
5155	IE.	Press and release RESET PIOR				
5160	IE	Press and release OP/TP				
5170	Œ	OP lamp	ON			
5180	Œ	TP lamp	OFF			
5190	MLDD	Press and release ON/OFF				
5200	MLDD	ON and ADVANCE lamps	OFF			
5210	MLDD	CST lamps	ON			
5220	Œ	RESET PIOR and INTC lamps	ON			
5230	Œ	Press and release OP/TP				
5240	Œ	OP lamp	OFF	1		
5250	Œ	TP lamp	ON			
5260	MLDD	Press and release COMPTR DIS- PLAY RESET				
5270	MLDD	Press and release COMMAND DIS- PLAY RESET				
5280	MLDD	Press and release MANUAL RESTAR				
5290	MLDD	Press and release ON/OFF				
5300	PC	Press and release COMPUTER POWER SEO OFF		·		
5310	PC	COMPUTER POWER SEQ ON lamp	OFF	j		
5320	PC	COMPUTER POWER SEQ OFF tamp	ON	<u> </u>		
3320	1.	•) "			
5330	PC	Press and release ACME POWER				
5340	PC	•	OFF			
		•] ~	 		
3330	1. 0	•	ON	1		
5360	PC	Press and release MAIN POWER OFF	3			
53 4 0 5350	PC PC	SEQ OFF ACME POWER SEQ ON lamp ACME POWER SEQ OFF lamp (delayed)	OFF ON			
1			DCO-64-941			
AIBIC	DEF	GHIJKLMNOPOR PAGE O	F PAGES N	UMBER		
X]	4-385-9414		

Figure 7-18. Interrupt Checks (Sheet 19)

INT	ERNATION	NAL BUSINESS MACHINES-		
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
5370	PC	MAIN POWER ON, PHASE 1, 2, 3, and FAN lamps	OFF	
5380 5390 5 4 00	PC PC PC	MAIN POWER OFF lamp Pull EMERGENCY PULL MAIN POWER OFF, ACME POWER	ON	
5410 5420	01B 01B	SEQ OFF and COMPUTER POWER SEQ OFF lamps Open side panel 01B and record ETI Close side panel 01B	OFF ETI hrs	
	7			
	,			
			·	
		·		
			·	
			DCO-64-940	
ABC	DEF	SHIJKLMNOPQR PAGE O	F PAGES N	UMBER -385-9414

Figure 7-18. Interrupt Checks (Sheet 20)

I TINU	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	PC	Connect a digital voltmeter (DVM) between test points -26.5 VDC and GRD.		
20	PC	Turn -26. 5 VDC adjustment full CCW		
30	DVM	Record voltage	-25, 185 to -25, 815 VDC	•
40	PC	Turn -26. 5 VDC adjustment full CW	1	
50	DVM	Record voltage	-27. 185 to -27.815 VDC	
60	PC	Set the -26.5 VDC adjustment so that -26.5 VDC is read on the DVM.	-26. 47 to -26. 53 VDC	
70	PC	Disconnect lead from -26.5 VDC TP and connect to -12 VDC.		
80	PC	Turn -12 VDC adjustment full CCW	,	
90	DVM	Record voltage	-10.81 to -11.19 VDC	
100	PC	Turn -12 VDC adjustment full CW		
110	DVM	Record voltage	-12.81 to	
	1		-13. 19 VDC	
120	PC	Set -12 VDC adjustment so that -12 VDC is read on the DVM. Record.	-11.98 to -12.1 VDC	
130	PC	Disconnect lead from -12 VDC TP and connect to 12 VDC	:	
140	PC	Turn 12 VDC adjustment full CCW		
150	DVM	Record voltage	10. 79 to	
160	PC	Turn 12 VDC adjustment full CW	11. 21 VDC	
170	DVM	Record voltage	12.79 to	
I	- ' ' ''	TOTAL VOILAGE	13. 21 VDC	
180	PC	Set 12 VDC adjustment so that 12	11. 98 to	
190	PC	VDC is read on the DVM. Record. Disconnect lead from 12 VDC TP	12.05 VDC	
•		and connect to -6 VDC	} .	J
200	PC	Turn -6 VDC adjustment full CCW	l	ł .
210	DVM	Record voltage	-4. 89 to -5. 11 VDC	
220	PC	Turn -6 VDC adjustment full CW	1	1
		BHIJKLMNOPOR PASE		UMBER

Figure 7-19. Secondary Power Adjustments (Sheet 1 of 2)

		IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER UNIT NO		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
230	DVM	Record voltage	-6. 89 to	
240	РС	Set -6 VDC adjustment so that -6 VDC is read on the DVM. Record.	-7. 11 VDC -5. 985 to -6. 05 VDC	
250	PC	Disconnect test leads from -6 VDC and GRD test points.		
	·			!
			,	
		·		
				. *
		·		-
		,		
ABC	DEF	HIJKLMNOPORPAGE	F PAGES N	UMBER -385-9415

Figure 7-19. Secondary Power Adjustments (Sheet 2)

		IAL BUSINESS MACHINES-		
UNIT A	HAME:	LVDC MANUAL EXERCISER	UNIT NO.	· ·
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	PC	Connect a digital voltmeter (DVM) between the +20 VDC and RET jacks		
20.	PC	Turn +20 VDC adjustment full CCW		
3Õ	DVM	Record voltage	18. 71 to	
	<u>I</u>		19. 29 VDC	
40	PC	Turn +20 VDC adjustment full CW		
50	DVM	Record voltage	20.71 to	
			21. 29 VDC	·
60	PC	Set +20 VDC adjustment so that 20	19. 985 to	
	1	VDC is read on the DVM Record	20. 015 VDC	
70	PC	Disconnect meter leads from +20 VDC		
	1	and RET jacks and connect to +12 VDC		1
	1	and RET jacks		
80	PC	Turn +12 VDC adjustment full CCW		
90	DVM	Record voltage	10. 79 to	•
100	50	Marin (12 VDC all) at a cot (11 CW	11. 21 VDC	
110	PC DVM	Turn +12 VDC adjustment full CW	12.704-	,
110	DVM	Record voltage	12.79 to	
120	PC	Set +12 VDC adjustment so that 12	13. 21. VDC 11. 99 to	
120	150	VDC is read on the DVM. Record	12. 01 VDC	
130	PC	Disconnect meter leads from +12 VDC		
		and RET jacks and connect to +6 VDC and RET jacks.		
140	PC	Turn +6 VDC adjustment full CCW	,	
150	DVM	Record voltage	4. 89 to	
			5. 11 VDC	
160	PC	Turn +6 VDC adjustment full CW		
170	DVM	Record voltage	6. 89 to	
	1		7. 11 VDC	
180	PC	Set +6 VDC adjustment so, that 6 VDC	5. 99 to	
ł		is read on the DVM. Record	6.01 VDC	
190	PC	Disconnect meter leads from +6 VDC		
Į.	1	and RET jacks and connect to -3 VDC	.	
ł	1	and RET jacks.		1
	1	•	1	{
ł	ł	1] .	1
•	•			1
I			1	İ
Ī		1	1	1
Į	1		Ī	i
				104050
AIBIC	DEF	GHIJKLMNOP OR PASE O	F PAGES N	UMBER
	 		A- °	-385-9415

Figure 7-20. Computer Power Adjustments (Sheet 1 of 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
200	PC	Turn -3 VDC adjustment full CCW		
210	DVM	Record voltage	-1.9 to	
220	PC	Turn -3 VDC adjustment full CW	2. 1 VDC	
230	DVM	Record voltage	-3.9 to	
		J	-4. 1 VDC	
240	PC	Set -3 VDC adjustment so that -3	-2. 995 to	
350	PC	VDC is read on the DVM. Record.	-3. 005 VDC	
250	PC	Disconnect meter leads from -3 VDC and RET jacks and connect to +12	·	
		MS VDC and RET jacks.		
260	PC	Turn +12 MS adjustment full CCW		
270	DVM	Record voltage	10.\79 to	
			11. 21 VDC	
280 290	PC DVM	Turn +12 MS adjustment full CW	12. 79 to	
290	DAM	Record voltage	13. 21 VDC	
300	PC	Set +12 MS adjustment so that 12	11. 99 to	
		VDC is read on the DVM. Record.	12. 01 VDC	
310	PC	Disconnect meter leads from +12MS	N.	
	1	VDC and RET jacks and connect to		
320	PC	+6 MS VDC and RET jacks. Turn +6 MS adjustment full CCW		
330	DVM	Record voltage	4.85 to 5.15	
	•		VDC	
340	PC	Turn +6 MS adjustment full CW	(05	
350	DVM	Record voltage	6.85 to 7.15 VDC	
360	PC	Set +6 MS adjustment so that 6 VDC	6. 005 to	
		is read on the DVM. Record	6.025 VDC	
370	PC	Disconnect meter leads from +6 MS]	
	ļ	VDC and RET jacks.		
			1	
			(
				1
			1	Ī
]	
	1			<u></u>
ABC	DEFG	HIJKLMNOPORPASEO	FIPAGES N	UMBER -385_9415
7.			A- 01	-107-2412

Figure 7-20. Computer Power Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME :	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		The overvoltage limits of all power supplies are checked and actual cut out voltage recorded.		
380		Overvoltage limits -26.5 VDC ACME Power Supply	36 VDC Min.	
390		Overvoltage limits 12 VDC ACME Power Supply	15 to 16 VDC	
400		Overvoltage limits 12 VDC ACME Power Supply	15 to 16 VDC	
410		Overvoltage limits -6 VDC ACME Power Supply	8 to 9 VDC	
420		Overvoltage limits 12 MS Power Supply	15 to 16 VDC	· · · · · · · · · · · · · · · · · · ·
430		Overvoltage limit 6 MS Power Supply	8 to 9 VDC	·-····································
140	1	Overvoltage limit 12 VDC COMPUTER Power Supply	15 to 16 VDC	
1 50		Overvoltage limit 6 VDC COMPUTER Power Supply	8 to 9 VDC	
460 470		Overvoltage limit 20 VDC COMPUTER Power Supply	22 to 23 VDC 4 to 5 VDC	
		Overvoltage limits -3 VDC COMPUTER Power Supply	4 to 5 VDC	· · · · · · · · · · · · · · · · · · ·
		,		
			,	
AIBIC	DEFI	HIJKLMNOPORPAGE	F PAGES NU	MBER
TT			A- 64	-385 -94 15

Figure 7-20. Computer Power Adjustments (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	TRMC	Press and Release FREE RUN SS		
30	TDVC	FREE RUN SS lamp	ON	
20 30	TRMC 01B3	Connect Oscilloscope input A to TPl Adjust potentiometer on card A05	942-1275	
50	OLDS	for mean up level of 1100 Usec	Usec	
40	01B3	Adjust potentiometer on card A09	753-1062	
		for a mean down level of 900 Usec	Usec	
50	TRMC	Connect oscilloscope input A to TP2		
60	01B3	Adjust potentiometer on card A07 to obtain a mean down level of 175	140-200 Usec	
		Usec	Osec	
70	TRMC	Connect Oscilloscope input A to TP3		
80	01B3	Adjust potentiometer on Card Al0 for		
	•	a mean down level duration of 200	140-265	
	TDVC	Usec	Usec	
90 100	TRMC 01B3	Connect Oscilloscope input A to TP4 Adjust potentiometer on card All to		
100	VIDS	obtain a mean down level duration of	300-450	
	1	375 Usec.	Usec	
110	TRMC	Connect Oscilloscope input A to TP5		
120	01 B 3	Adjust potentiometer on Al3 to	140 242	
	1	obtain a mean down level duration of 250 Usec	140-342 Usec	
130	TRMC	Connect Oscilloscope input A to TP6) OBCC	
140	01B3	Adjust potentiometer on card B06		
	1	for a mean up level duration of 100	90-120	
		Мвес	Мѕес	
150	01B3	Adjust potentiometer on card B05 for a mean down level duration of	90-120	
		100 Msec.	Msec	1
160	TRMC	Connect oscilloscope input A to TP17		
170	01B3	Adjust potentiometer on card F19 for		
		a mean down level duration of 500	140-1100	
180	01B3	Usec Connect oscilloscope input Ato B04H	Usec.	}
190	01B3	Adjust potentiometer on card D12 for		
- / 0	123	a mean down level duration of 750	140-1000	
	1	Nsec	Nsec	L
				1
			<u> </u>	1
-	1	i	1	I
				L
AIBIC	DEF	HIJKLMNOP OR PAGE O	F PAGES N	umber
77			A- 6.	4-385-9415

Figure 7-21. Tape Reader Clock Adjustments (Sheet 1 of 2)

UNIT NAME: LVDC MANUAL EXE		LVDC MANUAL EXERCISER UNIT NO.		
STEP	PANEL	OPERATION	TOLERANCE	DAT A
200	TRMC	Connect oscilloscope input A and		
		Scope Sync input to TP1.		•
٠,	·	Connect oscilloscope input B to TP2 Sync. external -		
210	01 B 3	Adjust potentiometer on card A06	·	
		for a mean delay duration between		
		start of down levels of two wave-	140-200	
220	TRMC	shapes of 175 Usec. Connect oscilloscope input A and	Usec.	
220	TRIMC	Scope Sync to TP2. Connect		
	j	oscilloscope input B to TP3.		
230	01B3	Adjust potentiometer on card A08	}	
		for a mean delay duration between	310 300	
	Ì	start of down levels of two wave- shapes of 250 Usec.	210-280 Usec.	
240	TRMC	Connect oscilloscope input A and		
		Scope Sync to TP4. Connect		
		oscilloscope input B to TP5.		
250	01 B3	Adjust potentiometer on card A12 for	•	
-		a mean delay duration between start of down levels of two waveshapes of	460-600	
	İ	525 Usec.	Usec.	
260	TRMC	Connect oscilloscope input A and		
	1	Scope Sync to TP6. Connect		
		oscilloscope input B to TP7. Sync Ext. +		
270	01B3	Adjust potentiometer on card B17 for		
		a mean delay duration between start		
		of the two waveshapes' up levels of	30 to 50	
20.0	TDVC	40 Msec.	Msec.	
280	TRMC	Connect oscilloscope input B to TP17 Leave oscilloscope input A and Sync		1
	l	input in TP6		
290	01B3	Adjust potentiometer on card F18 for		
	1	a mean delay duration from the up		
	1	level start of waveshape A to the	130-170	
	1	down level start of waveshape B of 150 Msec.	Msec.	
	1	- Andrew	. 1	
,				
	1		·	
	Į		·	L

Figure 7-21. Tape Reader Clock Adjustments (Sheet 2)

UNIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL. INDICATION	DATA
NOTE		Use M Type Preamp in Type 585		
	1	Scope		
10	02A3	Connect Scope Probe No. 1 to TP7		
20	02B2	Connect Scope Probe No. 2 to D-23-A		
	1	Set scope sync to EXT, plus and		
	Ì	connect "A" signal out" of Preamp to		
		Trigger input of Scope. Horizontal	·	
	1	Display to "A Del'd by B".		
30	Scope	Input No. 2 mean value is coincident		
	•	with Input No. 1 (leading edge)	<u>+</u> 50 NS	
40	02B2	Adjust SMS card in B25	_	*
50	02A3	Connect scope probe No. 1 to TP1		
60	02B3	Connect scope probe No. 2 to D-23-P		~
70	Scope	Input No. 2 mean value is coincident	+ 50 NS	
		with Input No. 1 (leading edge)	± 50 N3	
80	02B2	Adjust SMS card in C24		
90	02A3	Connect scope probe No. 1 to TP10		
100	02B2	Connect scope probe No. 2 to D-23-D		
110	Scope	Input No. 2 mean value is coincident		
	I	with Input No. 1 (leading edge)	<u>+</u> 50 NS	
120	02B2	Adjust SMS card B26		
130	02A3	Connect scope probe No. 1 to TP4		
140	02B2	Connect scope probe No. 2 to D-22-A		
150	Scope	Input No. 2 mean value is coincident		
		with No. 1 (leading edge)	<u>+</u> 50 NS	
160	02B2	Adjust SMS card B-24		
170	02B2	Connect scope probe No. 2 to A-17-P		
180	TRMC	Press and release Free Run Single Shot.		
185	TRAC		ON	!
190	TRMC 02B2	Free Run Single Shot lamp Adjust SMS card A-17 for a mean	ON	
	0202	down level of 650 NS	<u>+</u> 50 NS	
200	02B2	Connect scope probe No. 2 to A-18-P		
210	02B2	Adjust SMS card A-18 for a mean	1	
	1	down level of 650 NS	± 50 NS	
220	02B2	Connect scope probe No. 2 to A-19-P		
230	02B2	Adjust SMS card A-19 for a mean]	1
	1	down level of 650 NS	<u>+</u> 50 NS	,
240	02B2	Connect scope probe No. 2 to A-20-P		
250	02B2	Adjust SMS card A-20 for a mean	,	
	1	down level of 650 NS	`.	
	1			
71576	Tale le l	HIJKLMNOPQR PAGE O	E DAGES N	UMBER.

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 1 of 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
260	02A3	Remove scope probe No. 1 from TP4		
270	02B2	Remove scope probe No. 2 from A-20		Ĭ
		P	·	
280 290	MLDD	Press and release Repeat/Repeat	OFF	1
	MLDD	REPEAT lamp	OFF	
300 310	MLDD TRMC	REPEAT lamp Press and release Free Run Single	ON	
310	TRMC	Shot -		ł
320	TRMC	Free Run Single Shot lamp	OFF	ł
330	ΙΕ	Turn Clock Rotary switch to Position		
	<u> </u>	7		1
340	Œ	Al-BO lamp	ON	
350	02B4	Connect Scope external sync to		
		B-05-B	i	ł
360	02B2	Connect scope probe No. 1 to B-05-R		
370	02B2	Connect scope probe No. 2 to B-05-Q		
380	02B2	With Scope Triggering source on neg.		
		Ext. observe 2 u sec (approx.) Pos.		
	i .	pulse. Adjust the leading edge of		1
		the post going pulse on probe No. 2 with respect to the leading edge of		i .
	•	the post pulse on probe No. 1 to	·	
		400 NS mean time by using the left		i
		hand pot on B05 facing the card side		
	1	of the gate	± 50 NS	L
	1		-	
	l			į.
	1			
	1			Ī
	Scope Pr	bbe #1	Figure 1	1
				1
	ŀ	l		i
	Scope Pr	obe #2		į.
		400 NS + 50 N	1 5	1
		; ;		1
				I
			1	i
	1	·	1	1
				1
			<u> </u>	
AIBIC	DEF	HIJKLM NOP QR PASE O	F PAGES N	UMBER
77			A-6	385-9415

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
390	Œ	Turn the Clock Rotary switch to position 8		
400	02B2	Adjust the post going pulse on probe No. 2 with respect to the leading edge of the post pulse on probe No. 1 to 400 NS mean time by using the right pot on B05 facing the card side of gate (see Figure 1)	<u>+</u> 50 NS	
410	Œ	Turn Clock Rotary switch to position 9		
420	02B2	Connect scope probe No. 1 to B06R Connect scope probe No. 2 to B06Q Adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS mean time by using the left hand pot on B06 facing the card side of the gate. (see fig. 1)	<u>+</u> 50 NS	
430	Œ	Turn Clock Rotary switch to position 10.	÷ ", • • •	
44 0	02B2	With the probes positioned as immediately above on BO6 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot on BO6 facing the card side of the gate (see figure 1)	<u>+</u> 50 NS	
450	ΙE	Turn Clock Rotary switch to position 11	_	
460	02B2	Connect scope probe No. 1 to BO7R Connect scope probe No. 2 to BO7Q Adjust the positive going pulse on probe No. 2 with respect to the lead- ing edge of the positive pulse on probe No. 1 to 400 NS mean time by using the left hand pot on BO7 facing the		
		card side of the gate (See figure 1)	<u>+</u> 50 NS	
ABC	DEF	HIJKLMNOPORPAGEO	PAGES N	UMBER 1-385-9415

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 3)

STEP PANEL OPERATION NORMAL INDICATION DATA Turn Clock Rotary switch to position 12 With the scope probes position as immediately above on BO7 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot. on BO7 facing the card side of the gate. (See figure 1) Press Repeat/Repeat switch. Repeat lamp MLDD Press Repeat/Repeat switch. Repeat lamp ON Remove Scope Sync from B-05-B Remove Scope probes from Gate 02B2 Turn Clock Rotary switch to position NONE Connect scope probe No. 1 to A20-P Sync Scope Int. Neg. Adjust A-20 for a mean down level time of 400 NS Tonnect Scope probe No. 1 to A21-P Adjust A-21 for a mean down level time of 400 NS O1B6 Connect Scope probe No. 1 to A22-P Adjust A-22 for a mean down level time of 400 NS O1B6 Connect Scope probe No. 1 to A23-P Adjust A-23 for a mean down level time of 400 NS O1B6 Connect Scope probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS O1B6 O2B2 Connect Scope Probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS O2B2 Connect Scope probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-21 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-21 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-21 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A-21 for a mean down level time of 400 NS	UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	
position 12 With the scope probes position as immediately above on BO7 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot. on BO7 facing the card side of the gate. (See figure 1) 490 MLDD Press Repeat/Repeat switch. Repeat lamp ON MLDD Remove Scope Sync from B-05-B S10 02B2 Remove Scope probes from Gate 02B2 520 IE Turn Clock Rotary switch to position NONE 530 01B6 Connect scope probe No. 1 to A20-P Sync Scope Int. Neg. 540 01B6 Adjust A-20 for a mean down level time of 400 NS Connect Scope probe No. 1 to A21-P 560 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Connect Scope Probe No. 1 to A21-P Connect Scope Probe No. 1 to A21-P Connect Scope Probe No. 1 to A21-P 600 01B6 Connect Scope Probe No. 1 to A21-P 600 01B6 Connect Scope Probe No. 1 to A21-P 600 01B6 Connect Scope Probe No. 1 to A21-P 600 02B2 Connect Scope Probe No. 1 to A21-P 610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level	STEP	PANEL	OPERATION		DATA
With the scope probes position as immediately above on BO7 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot. on BO7 facing the card side of the gate. (See figure 1) ± 50 NS 490 MLDD Press Repeat/Repeat switch. 495 MLDD Remove Scope Sync from B-05-B 500 02B4 Remove Scope Sync from B-05-B 510 02B2 Remove Scope probes from Gate 02B2 520 IE Turn Clock Rotary switch to position NONE 530 01B6 Connect scope probe No. 1 to A20-P 5ync Scope Int. Neg. 540 01B6 Adjust A-20 for a mean down level time of 400 NS 550 01B6 Connect Scope probe No. 1 to A21-P 560 01B6 Adjust A21 for a mean down level time of 400 NS 570 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Connect Scope Probe No. 1 to A21-P 590 01B6 Connect Scope Probe No. 1 to A21-P 600 01B6 Connect Scope Probe No. 1 to A21-P 610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level	4 70	Œ		·	
facing the card side of the gate. (See figure 1) Press Repeat/Repeat switch. Repeat lamp ON Sepeat lamp ON Remove Scope Sync from B-05-B Remove Scope probes from Gate 02B2 Turn Clock Rotary switch to position NONE Connect scope probe No. 1 to A20-P Sync Scope Int. Neg. Adjust A-20 for a mean down level time of 400 NS Connect Scope probe No. 1 to A21-P Adjust A21 for a mean down level time of 400 NS TO 01B6 Connect Scope probe No. 1 to A22-P Adjust A22 for a mean down level time of 400 NS O1B6 Connect Scope probe No. 1 to A23-P Adjust A23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A23-P Adjust A23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A23 for a mean down level Adjust A21 for a mean down level	480.	02 B 2	With the scope probes position as immediately above on BO7 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400		
MIDD	· .		facing the card side of the gate.	+ 50 NS	
### MLDD Repeat lamp	4 90	MLDD		1 30 1.0	
Sinc Sinc	495	MLDD		ON	
102B2 Turn Clock Rotary switch to position NONE Connect scope probe No. 1 to A20-P Sync Scope Int. Neg. Adjust A-20 for a mean down level time of 400 NS ± 20 NS	500	02B4	Remove Scope Sync from B-05-B		
Dosition NONE			02B2		
Sync Scope Int. Neg. Adjust A-20 for a mean down level time of 400 NS ± 20 NS		1	position NONE		
time of 400 NS Connect Scope probe No. 1 to A21-P Adjust A21 for a mean down level time of 400 NS Connect Scope probe No. 1 to A22-P Adjust A22 for a mean down level time of 400 NS 4 20 NS Connect Scope probe No. 1 to A22-P Adjust A22 for a mean down level time of 400 NS Connect Scope probe No. 1 to A23-P Adjust A23 for a mean down level time of 400 NS Connect Scope Probe No. 1 to A21-P Adjust A21 for a mean down level Adjust A21 for a mean down level			Sync Scope Int. Neg.		
560 01B6 Adjust A21 for a mean down level time of 400 NS 570 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Adjust A22 for a mean down level time of 400 NS 590 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Adjust A23 for a mean down level time of 400 NS 610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level			time of 400 NS	+ 20 NS	
570 01B6 Connect Scope probe No. 1 to A22-P 580 01B6 Adjust A22 for a mean down level time of 400 NS 590 01B6 Connect Scope probe No. 1 to A23-P 600 01B6 Adjust A23 for a mean down level time of 400 NS 610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level			Adjust A21 for a mean down level	+ 20 NS	
580 01B6 Adjust A22 for a mean down level time of 400 NS	570	01B6			
600 01B6 Adjust A23 for a mean down level time of 400 NS ± 20 NS 610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level	580	01B6	Adjust A22 for a mean down level	<u>+</u> 20 NS	
610 02B2 Connect Scope Probe No. 1 to A21-P 620 02B2 Adjust A21 for a mean down level			Adjust A23 for a mean down level		
620 02B2 Adjust A21 for a mean down level	610	02.82		± 20 NS	
				1	ł
	020	V2.52		<u>+</u> 20 NS	
					}
		i.			
ABCDEFGHIJKLMNOPOR PAGE OF PAGES NUMBER					

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 4)

INT	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
630 640	02B2 02B2	Connect Scope probe No. 1 to A22-P Adjust A22 for a mean down level time of 400 NS	' <u>+</u> 20 NS	
650 660 670	02B2 02B2 02B2	Connect Scope probe No. 1 to A23-P Adjust A23 for a mean down level time of 400 NS Connect Scope probe No. 1 to A24-P	± 20 NS	
680 690	02B2 02B7	Adjust A24 for a mean down level time of 400 NS Connect Scope probe No. 1 to B26-P	<u>+</u> 20 NS	·
700	02B7	Adjust B26 for a mean down level time of 400 NS	± 20 NS	
ADC	DEF	BHIJKLMNOPOR PAGE	PAGES N	UMBER 4-385-9415

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 5)

NIT N	AME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	PC	Press and release COMP POWER		
30	7.0	SEQ OFF	022	
2 0 30	PC PC	COMP POWER SEQ ON lamp COMP POWER SEQ OFF lamp	OFF	ļ
30	FC	(delayed)	ON	
4 0	01B7	Open gate 01B7	J	
50	PC	If COMPUTER TEMP NORMAL lamp		
	1	is ON, omit steps 60 through 65	ON .	
60	01B7	If the HIGH and ARRAY lamps are		
	& PC	ON adjust the left hand potentiometer		
		in location 01B7E07 in a CW direction		·
<i>(</i>)	0177	until the NORMAL lamp lights.	<u> </u>	1
61	01B7 &PC	If the HIGH and PAGE lamps are ON		
	WPC	adjust the right hand potentiometer in location 01B7E07 in a CW direction	j	1
	1	until the NORMAL lamp lights.	1 .	l .
63	ΙE	Press and release ERROR RESET	1	,
65 -	PC	PAGE and ARRAY lamps	OFF	
70	01B7	Adjust the left hand potentiometer		
	1	located at 01B7E07 in a CCW directio		
		until the COMPUTER TEMP HIGH	$\sim \lambda_{\perp}$	1
		lamp lights		•
80	PC	COMPUTER TEMP HIGH lamp	ON	
90 95	PC PC	COMPUTER TEMP NORMAL lamp ARRAY lamp	OFF ON	
100	01B7	Adjust the potentiometer in a CW	ON	Î
100	1 0.15	direction until the COMPUTER TEMP	,	İ
		HIGH lamp just extinguishes		
110	PC	COMPUTER TEMP HIGH lamp	OFF	1
120	PC	COMPUTER TEMP NORMAL and		T
		ARRAY lamps	ON	L
130	01B7	Adjust the right hand potentiometer		
	1	in location 01B7E07 in a CCW direction	aph .	1
	ł	until the COMPUTER TEMP HIGH		l
140	PC	lamp lights COMPUTER TEMP HIGH, PAGE and	1	1
140	1	ARRAY lamps	ON	I
150	PC	COMPUTER TEMP NORMAL lamp	OFF	
		Com Oldic Idaii Nominia miip		
	1	1	1	I
-			1	i
	1		<u> </u>	<u> </u>
TIBLE		GHIJKLMNOPQR PASE	FIGARES N	UMBER

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 1 of 3)

INIT	NAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
160	01B7	Adjust the potentiometer in a CW		
		direction until the COMPUTER TEMP		
	20	HIGH lamp just extinguishes.		
170 180	PC PC	COMPUTER TEMP HIGH lamp	OFF	<u> </u>
180	PC	COMPUTER TEMP NORMAL, HIGH and PAGE lamps	ON	
190	ΙE	Press and release ERROR RESET	ON	
200	PC	COMPUTER TEMP ARRAY and PAGE		
200	1 ' "	lamps	OFF	
210	PC	Press and release COMP POWER	Or r	
		SEO ON		
220	PC	COMP POWER SEQ OFF lamp	OFF	
230	PC	COMP POWER SEQ ON lamp	ON	
240	ΙE	Turn PHASE switch CCW to 15		
250	PC	COMPUTER TEMP HIGH and ARRAY		•
	1	lamps	ON	
260	PC	COMPUTER TEMP NORMAL lamp	OFF	
270	PC	COMP POWER SEQ ON lamp	OFF	
280	PC	COMP POWER SEQ OFF lamp	ON (delayed)	
290	Œ	Turn PHASE switch CW to NONE		
300	PC	COMPUTER TEMP HIGH lamp	OFF	
310	PC -	COMPUTER TEMP NORMAL lamp	ON	
320	· PC	Press and release COMP POWER		
	PC	SEQ ON		
330	. PC	COMP POWER SEQ OFF lamp remains	ON	
340	IE	Press and release ERROR RESET	ON .	
350	PC	COMPUTER TEMP ARRAY lamp	OFF	
360	PC	Press and release COMP POWER		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1 . ,	SEQ ON		
370	PC	COMP POWER SEQ OFF lamp	OFF	
380	PC	COMP POWER SEQ ON lamp	ON	
390) IE	Turn PHASE switch CW to 14	•	
400	PC	COMPUTER TEMP PAGE and HIGH]
	}	lamps	ON	l
410	PC	COMPUTER TEMP NORMAL lamp	OFF	
420	PC	COMP POWER SEQ ON lamp	OFF	
430	PC	COMP POWER SEQ OFF lamp	ON (delayed)	
440	IE	Turn PHASE switch CCW to NONE	·	
Alelo	Inie le la	GHIJKLMNOP OR PAGE O	F PAGES N	UMBER

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 2)

INIT	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
4 50	PC	COMPUTER TEMP HIGH lamp	OFF	
460	PC	COMPUTER TEMP NORMAL lamp	ON	
₽ 70.	PC	Press and release COMP POWER SEQ ON		
180	PC	COMP POWER SEQ OFF lamp remain	s ON	
90	TE.	Press and release ERROR RESET		
500 510	PC PC	COMPUTER TEMP PAGE lamp Press and release COMP POWER	OFF	
310	PC	SEQ ON		
520	PC	COMP POWER SEQ OFF lamp	OFF	
530 540	PC 01B7	COMP POWER SEQ ON lamp Close gate 01B7	ON	
710	VIB.	Clube gate VID?		
		<i>2</i>		
			`	
		,	ì	
				Ì
	}		N. A.	1
	1		·	
•	į		,	ľ
				1
		·		1
			·	
	1			
	1 .			}
	}	•		1
				1
				1
TAIC	Intelete	HIJKEMNOPORPASEO	FIRAGES! N	UMBER

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 3)

UNIT		NAL BUSINESS MACHINES-	UNIT NO.	•
			10111110.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	MLDD	Press and release ERROR OVER		
		RIDE ERROR OVER RIDE indicator lamp	ON	
20	TRMC	Press and release MEMORY SIM MEMORY SIM indicator lamp	ON	
30	Œ	Press and release COMP HALT/MAN	0.1	
		MANUAL HALT indicator lamp	OFF	
-10	MLDD	Press and release SINGLE STEP ON/ OFF		
		ON, CST, and ADVANCE indicator lamps	ON	
50	ΙE	Press and release I/O Reg. No. 1/ Reg. No. 2		
		I/O Reg. No. 2 indicator lamp	ON	
60	Œ	Press and release I/O Reg. 19 I/O Reg. No. 2 Bit 19 lamp	ON	
70	MLDD	All other lamps undetermined Press and release A4 and A5		
80	MLDD	A4 and A5 COMMAND indicator lamp Press and release DATA 12,13,14	ON	
	222	DATA COMMAND 12, 13, and 14	ON	
90	MLDD	indicator lamps Press and release SINGLE STEP	ON	
		ON/OFF OFF indicator lamp	ON	
100	02A3	Using a scope with a Type M preamp, connect input probe #2 to TIMING		
110	02A3	MARKER. Connect "Trigger input, time base		
		B" of scope to SYNC.		
120	SCOPE	Switch TRIGGER SOURCE, TIME BASE B to EXT AC, Switch		
		HORIZONTAL DISPLAY to "A DELAYED BY B". Control knob		1
		STABILITY, TIME BASE A turned		
	.]	maximum clockwise. Switch TIME/CM OR DELAY/TIME, TIME		
		BASE B to "0.2 Milli sec.". Switch TIME/CM, TIME BASE A to "5		
		MICRO SEC. " On preamp, switch		
-7-7-		MODE, chan Ato NORMAL, DC	104050	WDSD
VIDIC	DEFG	HIJKLMNOP QR PAGE O	PIPAGES NI	JMBER - 385-9415

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 1 of 4)

NIT N	IAME: L	VDC MANUAL EXERCISER	UNIT NO.	
STEP	PANE L	OPERATION	NORMAL INDICATION	DATA
120	cont'd	Switch V/CM of all four channels to		
130	02B8	Connect scope input 1 to B08G.		
140	02B8	Connect scope input 3 to B16Q		
150	02B8	Connect scope input 4 to B08F		
160	ΙE	Switch PHASE to C		
170	TE:	Switch BIT GATE to 6		
180	ΙΈ	Switch CLOCK PULSE to X		
190°	SCOPE	Adjust STABILITY, TRIGGERING		
	1	LEVEL of TIME BASE B, INTENSITY	,	
		FOCUS and ASTIGMATISM for a		
		clear, stable display. Use scope		
	Į.	mask, if necessary. Rotate DELAY	i	
	4	TIME MULTIPLIER to approximately		
	1	"0.25" Observe pulse on trace B.	}	
	1	Adjust DELAY TIME MULTIPLIER		
	1	until pulse appears in center of dis-		
	1	play. There should be four pulses		
	1	on trace 1. The fourth pulse should	1 ;	
	1	be opposite pulse on trace 2. Now	,	
	1	rotate DELAY TIME MULTIPLIER	\	
	I	to approximately 5.60 (to 13th pulse	,	
		on channel B of scope). Adjust this control to bring pulse on trace 2 to		
	II.	center of display. On preamp, turn	, i	
	ŀ	Mode, Channel 1 OFF; Mode channel		
	ł	C to INVERT DC. Now verify that the		Ī
	ł	pattern of pulses are the same as		
	ļ ·	trace A was earlier, but that the pulse	4	1
	I	on trace B DOES NOT align itself		1
		with the fourth pulse. The fourth		
		pulse on trace C should, in fact	· ·	1
		LEAD the pulse on trace B by approx-	4	(
	1	imately 2.4 MICRO sec. Turn on		1
	1	"5K MULTIPLIER".		
		Í		
	1			
	1			Į.
	1		1	ŀ
		Į.	1	
	1 .	i ·		1

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 2)

UNIT N		LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
210	02B8	Just under blower fan on this gate locate four holes labled DL1, DL2, DL3, DL4. With screwdriver, CAREFULLY adjust DL3 until the separation of pulses above (step 190) is approximately 2.40 Micro secs. Rotate Mode, channel D to NORM DC Using VERTICAL POS, adjust channel D. Adjust so base line of channel D pulses are coincident. The start of the negative pulse of trace 4	+0.1 usec	o
215 220 230 240 250 260	SCOPE 02B8 02B8 IE IE SCOPE	should appear in CENTER of 4th pulse of trace C. Repeat step 200 until this agrees Turn 5X MULTIPLIER OFF Connect scope input 1 to B07G Connect scope input 3 to B15Q Turn PHASE to B Turn BIT GATE to 8 Repeat step 190. The pulse on trace 2 should be aligned with SECOND pulse from LEFT on trace 1. Data pattern will be different from step	2.4 usec	
270 280	02B8 02B8	190. Adjust DL2 for separation of pulses described in steps 200 and 210 agrees Connect scope input 1 to B06G		
290	Œ	Turn PHASE to A		1
300	Œ	Turn BIT GATE to 12		1
310	SCOPE	Repeat step 190. The pulse on trace 2 should be aligned with the pulse on trace 1. Different data pattern than for previous delay lines.		
320	02B8	Adjust DL1 for separation of pulses described in steps 200 and 210 agrees	·	
AIBIC	DEF	HIJKLMNOPORPAGEO	F PAGES N	UMBER -385-9415

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 3)

JNIT	NAME: L	VDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	ODE DATION	NORMAL INDICATION	DATA
		OPERATION	MDICATION	DAIA
330	SCOPE	Remove scope probes and close gate		
340	MLDD	02B8 Press and release COMPUTER		
340	MLDD	CONTROL ON		
		ON, CST, and ADVANCE indicator		
	.[lamps	ON	
350	MLDD	Press and release PAST/PRESENT	j	
334	223	PAST indicator lamp	ON	
360	MLDD	Switch DISPLAY SELECT to TRS		
370	MLDD	Switch WORD to T-1		
380	MLDD	DATA COMPUTER lamps 7, 9, 10, 11,		
	Ì	21, 23, 24, 25 only	ON	
390	MLDD	OPI COMPUTER lamp	OFF	
	l	OP2, OP3 and OP4 lamps	О'n	
400	MLDD	A5, A3, A2, A1 COMPUTER lamps	ON	
	1	A8,A7,A6 and $A4$ lamps	OFF	
410	MLDD	Display select to AI3 Data		
420	MLDD	Computer Data 7, 9, 10, 11, 21, 23, 24,	•	
		and 25 lamps	ON	
430	MLDD	Display select to MD7		
440	MLDD	Computer Data Bit 24 lamp	ON	
450	MLDD	Display select to MR1		
460	MLDD	Computer Data Bit 19 lamp	ON	
470	MLDD	Display select to PRO	OM	
480	MLDD	Computer Data Bits 18,19 and 20	ON	
		, i		
	1			
	l l	·	<u>.</u>	
	1	j		1
	1			1
	Ī			
	ı	Ĭ	1	1
	1	İ	·	ſ
	1	·	1	f
	1		1	}
	1	i		ł
	j		1	
	Į	ł	1	1
	1.			<u> </u>
			<u> </u>	L
ABIC	DEFI	HIJKLMNOPOR PAGE O	F PAGES N	UMBER
77			A- 64	-385-9415

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 4)

INT	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:	LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	TRMC	If neither INV ERR or ADR 6 lamps		
ľ	71000	are ON, delete steps 20 through 60		·
20 -	TRMC	Press and release ADR 1	ON	
21	TRMC	ADR 1 lamp		
25	TRMC	Press and release ADR 2	i '	
26	TRMC	ADR 2 and ADR 6 lamps	ON	
30	TRMC	Press and release ADR 3		
31	TRMC	ADR 3 lamp	ON	
35	TRMC	INV ERR lamp	OFF	
40 41	TRMC	Press and release ADR 1	OFF	
41	TRMC TRMC	ADR 1 lamp Press and release ADR 2	OFF	
50	TRMC	ADR 2 and ADR 6 lamps	OFF	
55	TRMC	Press and release ADR 3		
60	TRMC	ADR 3 lamp	OFF	
70	Œ ·	Press and release ERROR RESET		
1	1			
90	TRMC	Press and release ML/DD	·	
100	TRMC	ML lamp	OFF	
110	TRMC	DD lamp	ON	
120	Œ	COMPTR HALT lamp	OFF	
130	ΙΈ	Press and release COMPTR HALT/		
1.10	l	MANUAL HALT		,
140	Œ	MANUAL HALT and COMPTR HALT	ON	
NOTE	i	lamps TP 30 will be at 20 VDC level when	ON	
NOIL	ł	COMPTR HALT and MANUAL HALT		
		lamps are OFF.		
150	PC	Connect Sync probe of Oscilloscope	Ĭ	
		to TP 30		
160	SCOPE	Adjust Sync controls to Sync EXT +	}	}
	1	Horiz. Swp 2MS/CM]
170	TRMC	Connect Oscilloscope probe to		
100	1	monitor TP29 (A1-3HALTV)	l	
180	ΙE	While monitoring the oscilloscope,	1.	
190	SCOPE	press and release COMPTR HALT Verify (Al-3HALTV) starts at +6	1]
170	SCOPE	VDC and drops to OVDC 9 ms after	1	
	1	start of sweep	8 to 10 ms	
200	1	If Al-3 HALTV dropr to OVDC within		
	1	8 to 10 ms omit steps 210 through 270		1
205	ΙE	MANUAL HALT and COMPTR HALT	OFF	[
	1	lamps		11110000
ABIC	DEF	HIJKLMNOP OR PAGE O	F PAGES N	UMBER
			A- 6	4-385-9415

Figure 7-25. Halt Adjustments (Sheet 1 of 2)

NIT	IAME: [VDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	TOLER ANCE	DATA
210	TRMC	Press and release FREE RUN SS		
220	TRMC	FREE RUN SS lamp	ON	
230-	01B3	Open gate 01B3		
240	01B3	Adjust potentiometer at 01B3 A15		
		while observing scope trace. Set		
		50% point of trailing edge of Al-		
		3HALTV 9 ms from start of sweep	8 to 10 ms	
250	01B3	Close gate 01B3		
260	TRMC	Press and release FREE RUN SS		
270	TRMS	FREE RUN SS LAMP	OFF	
280	TRMC	Press and release MEMORY SIM		
290	TRMC	MEMORY SIM lamp	ON	
300	01B7-	Open gate 01B7		
310	PC and	Remove scope probes from TP 29	,	
	TRMC	(TRMC) and TP30 (PC)		
320	01B7	Connect Sync probe to 01B7 Cl4P		
330	01B7	Connect oscilloscope probe to		
	l	monitor 01B7 C14B		
333	MLDD	Press and release AUTO/MAN/PTC		
335	MLDD	AUTO lamp	ON	
337	MLDD	MAN/PTC lamp	OFF	
338	MLDD	Turn DISPLAY SELECT to TRS		
340	SCOPE	Adjust Sync controls to Sync EXT-		
350	01B7	Adjust the potentiometer at 01B7 C14		
	1	for 3 ms between the 50% point of the	٠	
	1	leading (negative) edge and the 50%	2.5 to	
	1	point of the trailing edge (positive)	3.5 ms	·
		of the pulse	/	
360	01B7	Disconnect scope probes from 01B7	<u> </u>	l
	1	C14 B		
370	01B7	Close gate 01B7	·	Ī
380	TRMC	Press and release MEMORY SIM		Ì
390	TRMC	MEMORY SIM lamp	OFF	ļ
400	TRMC	Press and release ML/DD	ON	
410	TRMC	ML lamp	ON	L
420	TRMC	DD lamp	OFF	<u></u>
430	MLDD	Press and release AUTO/MAN/PTC	0.11	Ī
440	MLDD	MAN/PTC lamp	ON	
4 50	MLDD	AUTO lamp	OFF	<u> </u>
460	MLDD	Turn DISPLAY SELECT to NONE		
		·		

Figure 7-25. Halt Adjustments (Sheet 2)

Figure 7-26. Self-Check Tape Listing (Sheet 1 of 27)

\$00000000000000002

C0000000000000140 Figure 7-26. Self-Check Tape Listing (Sheet 2)

Figure 7-26. Self-Check Tape Listing (Sheet 3)

Figure 7-26. Self-Check Tape Listing (Sheet 4)

Figure 7-26. Self-Check Tape Listing (Sheet 5)

Figure 7-26. Self-Check Tape Listing (Sheet 6)

Figure 7-26. Self-Check Tape Listing (Sheet 7)

Figure 7-26. Self-Check Tape Listing (Sheet 8)

Figure 7-26. Self-Check Tape Listing (Sheet 9)

01245 01246 01247 01251 01252 01252 01252 01253 01254 01255 01255 01255 01255 01255 01255 01256 01256 01257 01256 01257 01257 01257 01257 01257 01257 01258 01259	200 200 200 200 200 200 200 200	00000030000000172 C0000000000000150 02340000100001100 02340000100001146 000000000000001146 000000000000001140 000000000000001140 C016600170001140 C0000000000001140 C01660000000001140 C0000000000001140 00000000000001140	01314 01315 01316 01320 01322 01322 01322 01325 01325 01326 01330
01246 000000000000000000000000000000000000		C000C00000000150 0000S00010000100 02340000100000100 00000000000000146 0000000000	01315 01316 01317 01320 01322 01323 01324 01325 01326 01330
01250 0100000000000000000000000000000000		000050000100000100 023400000100000100 000000000000001146 0000000000	01316 01317 01320 01321 01322 01324 01325 01326 01330
01250 0234000001000000000000000000000000000000		02340000100000100 0000000000000146 0000000000	01317 01320 01321 01322 01323 01324 01325 01326 01330
01251 0000000000000000000000000000000000		00000000000000146 000000000000000160 000000300002000147 000005000000000140 0016600170000140 001660000000000140 001660000000000	01320 01321 01322 01323 01324 01325 01326 01330
01253 000000000000000000000000000000000000		000000000000000160 000000300002000147 000005000000000140 0016600170000140 0016600170000140 001660000000000140 001660000000000	01321 01322 01323 01324 01325 01326 01330
01253 000000000000000000000000000000000000		0000000000000000147 000000300002000072 00005000000000140 00000000000000140 000050000000000	01322 01323 01324 01325 01326 01330
01254 000000000000000000000000000000000000		00000030000200072 00005000000000140 00166000170000140 00005000000000150 00166000000000140 000000000000140	01323 01324 01325 01326 01330 01331
01255 01256 01257 01261 01261 01262 01263 01264 01264 01264 01265 01265 01265 01265 01266 01266 01266 01266 01266 01270 01271 01272 01272 012000000000000		0000500000000140 C0166000170000140 C000000000000150 00005000000000140 00166000000000140 00005000000000146	01324 01325 01326 01327 01330
01256 01257 01260 01261 01262 01262 01263 01264 01264 01265 01265 01265 01265 01265 01265 01265 01266 01266 01266 01267 01270 01271 01271 01272 01000000000000		C01660001700000140 C0000000000000150 000050000000000140 001660000000000140 0000000000	01325 01326 01327 01330 01331
01257		6000000000000150 00005000000000140 00166000000000140 0000000000	01326 01327 01330 01331
31260 0000500000000000000000000000000000000		00005000000000140 00166000000000140 0000000000	01327 01330 01331
01261 01263 01264 01265 01266 01266 01266 01267 01270 01271 01277 00000000000000000000000000000000000		00166000000000140 00000000000000146 000050000000000140	01330
01263 01264 01265 01265 01265 01266 01267 01270 01271 010000000000000000000000000000000000		000000000000000000000000000000000000000	01331
01263 01264 01265 01265 01266 01267 01271 010000000000000000000000000000000000		00005000000000140	
01265 01265 01266 000000000000014 01267 01270 01271 01272 01273 01274 000000000000001007 01275 01275 01300 01301 01302 01305 01306 01306 01307 01307 01307 01307 01307 01301 010000000000		4	28810
01265 01266 01267 01267 01267 01267 01270 01271 01271 01272 0100000000001007 01273 01274 0000000000001007 01275 01275 01300 01301 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300 01300		٢	01333
47 01266 000000000000014 72 01267 0000000000014 50 01270 00000000000000 40 01271 00000000000000 40 01273 00000000000000 47 01274 0000000000000 40 01275 00000000000000 40 01301 000000000000000 41 01302 0000000000000000 40 01303 000000000000000 40 01304 000000000000000 40 01305 12000000000000000 40 01307 0600000000000000 40 01311 60000000000000000 40 01311 600000000000000000	550 572 572 573 574 574 575 676 677 677 677 677 677 677	4	01334
72 01267 00006000000014 60 01271 00000000000000000 60 01272 000000000001007 60 01273 0000000000001007 61 01274 00000000000000000 62 01275 000000000000000000000000000000000000	72 40 40 50 50 72 72 60 60 60 60 60 60 60 60 60 60 60 60 60	4	01335
01270 01271 01272 01273 01274 0100000000001007 01275 01277 01300		4	01336
01271 01272 01273 01274 010000000000014 01275 01275 01277 01300 01301 01302 01303 01304 01306 01306 01306 01307 01307 01307 01301 01306 01301 01306 01307 01301		8	01337
01272 01273 01274 0100000000000000000000000000000000000		_	01340
01273 01274 01275 01275 01277 01277 01300 01301 01302 01303 01304 01306 01306 01306 01307 01307 01311 01311 01311		4	01341
01274 01275 01276 01277 01300 01301 01301 01302 01303 01304 01305 01306 01306 01306 01307 01311 01311 01311 01311		~	01342
01275 01276 01277 01300 01300 01301 01301 01302 01302 01303 01304 01304 01304 01306 01306 01307 01301 0000000000		~	01343
01276 01300 01300 01301 01301 01302 01302 01303 01304 01304 01304 01306 01306 01306 01307 01301 0000000000		000000000000000000000000000000000000000	01344
01277 01300 01301 01301 01302 01302 01303 01303 01304 00000000000000000000000000000000000		020000000000000000000000000000000000000	01345
01300 01301 01302 01302 01303 01303 01304 40000000000000000 01306 01306 01306 01307 01300 01301 01301 01301 01301 01301 01301 01301 01301 01301 01301 01301		. 22 200000000000000	94610
01301 01302 01303 01303 01304 40000000000000000000000000000000000	10000	26	01347
01302 01303 01304 01304 400000040000022 01305 01306 12000000000000000 01307 01310 74010004000000000 01311 1600000000000000	1000	27	S.
01303 01304 01306 01305 200000000000024 01306 01307 01307 740100040000000000000000000000000000000	10	27	2
01304 400000040000010 01305 20000000000024 01306 12090004000000010 01307 060000000000000000000000000000000000	10	02000000	2
01305 01306 120000000000010 01307 01310 7401000400000000000 01311 6000000000000014	10	00000000	13
01306 01307 01307 01310 01310 01311 60000000000000014 01312	10	100000024	13
01307 01310 7401000400000020 01311 6000000000000014 01312	013	010000000	13
40 7401000400000000000000000000000000000	•	100000024	13
146 01311 60000000000000000000000000000000	40 0.131	00000000	15610
01312 1600000000000044	1810 0131	000000000000000	13
110000000000000000000000000000000000000	0 0131	16000000000000144	01361

Figure 7-26. Self-Check Tape Listing (Sheet 10)

Tape Word	Word Count	Tape Word	Word Count
			•
00010004000000233	01362	C000010000000143	01431
000100000000000000000000000000000000000	01363	000000000000000000000000000000000000000	01432
600100000000000273	01364	0000004000000143	01433
00010004000000100	01365	000000000000000000000000000000000000000	01434
60010004000000133	91366	6000002000000143	01435
000000000000000000000000000000000000000	01367	4	01436
140100040000000204	01370	4	01437
00000000000000146	01371	14	01440
6201000400000000004	01372	4000000000000043	01441
00000000000000146	01373	14	01442
340000000000000144	01374	14	01443
000000000000000146	01375	14	01444
54000000000000144	01376	1000000000000143	01445
00000000000000146	01377	4	01446
4000000400000000004	01400	04000000000000143	01447
00000000000000146	01401		01450
20000004000000204	01402	0000400000000143	01451
951000000000000000000000000000000000000	01403		01452
660000000000000144	01404	00002000000000143	01453
000000000000000146	01405		01454
72000000000000144	01406		01455
00000000000000146	01407	14	01456
12000004000000204	01410	00000400000000143	01457
941000000000000000	01411	000000000000000000000000000000000000000	09410
0600000400000000004	01412	0900010000000000	01461
00000000000000146	01413	000000000000000000000000000000000000000	01462
000000000000000544	01414	0510000000000000	01463
00000000000000146	01415	000000000000000000000000000000000000000	01464
000000000000000000000000000000000000000	01416	000000000000000000000000000000000000000	01465
000000000000000000000000000000000000000	01417	000000000000000000000000000000000000000	01466
000000000000000000000000000000000000000	01420	0000020000000143	01467
000000000000000000000000000000000000000	01421	000000000000000000000000000000000000000	01410
000000000000000000000000000000000000000	01422	000000000000000000000000000000000000000	01471
000000000000000000000000000000000000000	01423	000000000000000000000000000000000000000	01472
000000000000000143	01424	000000000000000000000000000000000000000	47
000000000000000143	01425	00000000000000000000000000000000000000	01474
000000000000000000000000000000000000000	01426.	100000000000000	01475
00000200000000143	01427	97100000000000000	91410
000000000000000000000000000000000000000	01430		

Figure 7-26. Self-Check Tape Listing (Sheet 11)

Figure 7-26. Self-Check Tape Listing (Sheet 12)

-			
Tape Word	Word Count	Tape Word	Word Count
0005057777777600	01614	700050077777777610	01663
700050436600177052	01615	777777777	16
000000000000000000000000000000000000000	01910		01665
700000000000150	01617	000050006140000140	01666
700000337600177010	01620		01667
1000000000000146	01621	0000004400000160	01670
00050777777770000	01622	0000000000000112	01671
100050430600177056	01623	70000007777777613	01672
000000000000000146	01624	00000000000000146	01673
7000000000000150	01625	7000001777777771614	01674
100000330600177050	01626	000000000000000000000000000000000000000	0.1675
1000000000000146	01627	7000000177777771615	01676
00005007777777600	01630	.00000000000000000000000000000000000000	01677
700050430600177051	01631	70000007777777612	01100
1000000000000146	01632	95100000000000000	01.701
7000000000000150	01633	10000007777771616	91702
010710033760017010	01634	000000000000000000000000000000000000000	01103
00000000000000146	01635	1000000111111111	01704
000050006140000140	01636	000000000000000000000000000000000000000	01105
00050077777770	01637	000000000000000000000000000000000000000	01706
10000007777777613	04910	70005037777777510	10110
100000000000000000000000000000000000000	01641	00000004400000100	01710
000050006140000140	01642	40000000000000150	01711
10005007777777610	01643	000000000000000000000000000000000000000	01712
70000007777777614	01644	70000033777777550	01713
300000000000000000000000000000000000000	01645	000000000000000000000000000000000000000	01714
100050006140000140	01646	20000000000000150	01715
1000506777777710	01647	000000000000000000000000000000000000000	01716
70000007777777615	01650	1000003377777550	. 01717
1000000000000146	01651	000000000000000000000000000000000000000	01720
100050006140000140	01652	100000000000001	01.721
00005007777777610	01653	000000000000000000000000000000000000000	0.1.7.22
100000017777777612	01654	1000003377777550	01.723
1000000000000146	01655	9710000000000000	01724
100050006140000140	01856	30000000000000150	01725
000500777777710	01657	9410000000000000	01726
100000077777777616	01660	100000000000000000000000000000000000000	~
000000000000000000000000000000000000000	01661	00000000000000000	01730
100050006140000140	01662	Þ	

Figure 7-26. Self-Check Tape Listing (Sheet 13)

Word Count	02000 02000 020001 020004 020004 020010 0200
Tape Word	C00000044000001172 C000000000001172 C0000000000001173 C00000000000001143 C00000000000001143 C000000000000001143 C000000000000001172 C0000000000000001172 C0000000000000001173 C000000000000001173 C000000000000001173 C000000000000001172 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C00000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C000000000000001173 C0000000000000001173 C0000000000000001173 C0000000000000001173 C00000000000000001173 C00000000000000001173 C0000000000000001173 C00000000000000001173 C00000000000000001173 C00000000000000001173 C000000000000000001173 C0000000000000000001173 C00000000000000000000001173 C00000000000000000000001173 C000000000000000000000000000000000000
Word Count	01731 01732 01733 01734 01735 01736 01744 01752 01752 01753 01756 01756 01772 01773
Tape Word	00000000000000000000000000000000000000

Figure 7-26. Self-Check Tape Listing (Sheet 14)

Figure 7-26. Self-Check Tape Listing (Sheet 15)

Word Count	02233 02233 02233 02233 02223 02225 0225 02
Tape Word	000000000000146 0000000000001146 0000000000
Word Count	02163 02163 02164 02171 022173 022174 022177 02200 02200 02201 022174 02221 02221 02222 02222 02222 02222 02222 02223
Tape Word	000000010000000147 00000010000000147 000000100000001172 0000000000000001172 0000000000

Figure 7-26. Self-Check Tape Listing (Sheet 16)

Tane Word	Word Count	Tape Word	Word Count
3 1 2 2 3 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3			
00000104000000004	05300	00000000000000146	34
000000000000000000000000000000000000000	02301	1000	35
00000104000000004	02302		235
00000000000000140	02303		35
000001040000000004	02304		02353
00000000000000140	02305	00007760000000156	02354
C0000104000000C204	02306	600000000000000000000000000000000000000	02355
00000000000000140	02307	8	02356
000001040000000004	02310	3	02357
000000000000000000000000000000000000000	02311	00007730000000153	05360
000001040000000004	02312	•	02361
00000000000000140	02313	00007730000000154	02362
0000300400000000204	02314	4	02363
00000000000000146	02315	5	02364
000040040000000000	02316	4	02365
00000000000000146	02317	00007730000000152	02366
C000500400000000204	02320	4	02367
00000000000000146	02321	5	02370
000020040000000000	02322	4	02371
000000000000000146	02323	00001130000000121	02372
000060040000000000	02324	•	02373
000000000000000146	02325	5	02374
600010040000000000	02326	4	02375
000000000000000146	02327	Š	02376
000077500000000153	02330	941000000000000000	77520
000000000000000146	02331	5	05400
000017506000000154	02332	97100000000000000	02401
000000000000000146	02333	15	02402
0000775000000000155	02334	000000000000000000000000000000000000000	02403
000000000000000000000000000000000000000	02335	00001670000000156	02404
000077506000000152	02336	000000000000000000000000000000000000000	02405
000000000000000146	62337	0000767000000151	05406
	02340	000000000000000000000000000000000000000	02407
00000000000000146	62341	00007570000000153	02410
000077500000000151	02342	0000000000000000	02411
000000000000000000000000000000000000000	02343	0000257000000	02412
60007760000000153	02344	0000000000000000	02413
000000000000000146	02345	00007570000000155	02414
000077600000000154	34		•

Figure 7-26. Self-Check Tape Listing (Sheet 17)

Tape Word	Word Count	Tape Word	Word Count
000000000000000000000000000000000000000	02415	00005770000000156	02464
000075700000000152	~	0	246
000000000000000000000000000000000000000	02417	000057700000000151	54
000075700000000156	~	_	246
000000000000000000000000000000000000000	2	000037700000000153	247
000075700000000151	02422	600000000000000000000000000000000000000	02471
000000000000000000000000000000000000000	242	00003770000000154	247
000073700000000153	02424	94100000000000000	247
94100000000000000	242	00003770000000155	24.7
000073700000000154	~	14	247
000000000000000000000000000000000000000	02427	15	247
00007370000000155	02430	14	247
000000000000000000000000000000000000000	~	00003770000000156	250
00007370000000152	~	14	250
000000000000000000000000000000000000000	~	0000377000000151	250
00007370000000156		4	250
000000000000000000000000000000000000000			02504
00007370000000151	1.0		250
00000000000000146	02437	00005000000000140	250
000067700000000153	17		250
951000000000000000	24	70046000000000150	251
000067700000000154	02442	000000000000000000000000000000000000000	251
000000000000000000000000000000000000000	244	700000300000000150	251
000067700000000155	~	000000000000000000000000000000000000000	251
000000000000000000000000000000000000000	24	00002000000000	251
000067700000000152	N	000000000000000000000000000000000000000	251
000000000000000000000000000000000000000	02447	~	251
000067700000000156	N	00000004400000000	251
000000000000000000000000000000000000000	~	000000000000000000000000000000000000000	252
000067700000000151	~		02521
000000000000000146	24	17	252
000057700000000153	245	4100000000	252
000000000000000000000000000000000000000		000000000000143	02524
C00057700000000154	245	700400400000000150	252
000000000000000000000000000000000000000	02457	000000000000000000000000000000000000000	252
00005770000000155	46	000000000000000	52
000000000000000000000000000000000000000	24	8	02530
00005770000000152	24	004004000000000011	253
000000000000000000000000000000000000000	46		

Figure 7-26. Self-Check Tape Listing (Sheet 18)

Figure 7-26. Self-Check Tape Listing (Sheet 19)

Figure 7-26. Self-Check Tape Listing (Sheet 20)

Tape Word	Word Count	Tape Word	Word Count
	37160		
0410000000000000	02763	9+135000000000000000000000000000000000000	1#050 ·
0026004000400000100	02766	000000000000000000000000000000000000000	03042
002641000000000140	. 02767	00007770000000156	03043
000050040100000140	02170	00000000000000145	03044
021600040000000100	02771	00000000000000143	03045
021640040000000100	02772	00000000000000147	03046
02360004000000100	02773	00005000000000140	03047
0206000400000000134	02774	6000004000000000	03020
62140004000000126	02775	00300000000000151	03051
020200000000000110	02776	5	03052
000400040000000117	1110	000000000000000000000000000000000000000	03053
000000000000000000000000000000000000000	03000	003000000000000157	03054
000000000000000000000000000000000000000	03001	4	03055
090000000000000000000000000000000000000	03002	000000000000000000000000000000000000000	03056
000000000000000000000000000000000000000	03003	4	03057
000000000000000000000000000000000000000	03004	003000000000000152	03060
000000000000000000000000000000000000000	03005	000000000000000000000000000000000000000	03061
090001000000000000	03006	000000000000000000000000000000000000000	03062
000000000000000000000000000000000000000	03007	00300000000000157	03063
000000000040000120	03010	000000000000000000000000000000000000000	03064
030000000000000145	03011	00005000000000140	03065
0240000000000000145	03012	000000000000000000000000000000000000000	99080
014000000000000145	03013	00300000000000154	03067
000050000000000140	03014	000000000000000000000000000000000000000	03070
0000000000000000172	03015	003000000000000000000000000000000000000	03071
000000004000000120	03016	000000000000000000	03072
000000000000000140	003016A	0000500000000140	03673
000000000000000000000000000000000000000	03017	00307760000000156	03074
0000000000000140	03020	00000000000000146	03075
C0000000000000140	03021	C03077600000000155	03076
00000000000000120	03030	000000000000000000000000000000000000000	03077
0000000400000000003	03031	003077600000000153	03100
400000000000000152	03032	00000000000000146	03101
000000000000000000000000000000000000000	03033	00307750000000156	310
200000000000000154	Š.	000000000000000000000000000000000000000	03103
000000000000000000000000000000000000000		030175000000	310
100000000000000000000000000000000000000	3	1000000000000000	31
~	0	003077500000000153	2
000207606000660150	03040		

Figure 7-26. Self-Check Tape Listing (Sheet 21)

Tape Word	Word Count	Tape Word	Word Count
9710000000000000	03107	C0303770000000155	95160
003077300000000156	11	4	315
00000000000000146	03111	00303770000000C153	316
063677300000000155	311	00000000000000146	03161
000000000000000146	03113	000000000000000000000000000000000000000	316
003077300000000153	311	C00000000000000143	•
00000000000000146	03115	00020010000000110	316
003076700000000156	311	00020020000000110	316
00000000000000146	03117	~	316
003076700000000155	312	9	03167
0000000000000146	03121	9	"
003076700000000153	31	9	4.1
0,000,000,000,000,000	312	000000000000000000000000000000000000000	•
003075700000000156	31	00360060000000160	.,,
0000000000000146	31	00360056000000160	•
003075700000000155	31	003600300000000160	"
0000000000000146	31	0000200010000000	~
003075700000000153	31	70120000700000111	•
0000000000000146	31	000000000000000000000000000000000000000	•
003073700000000156	31	001200000000000140	•
0000000000000146	03133	94100000000000000	03202
003073700000000155	31	000000000000000000000000000000000000000	m
000000000000000000000000000000000000000	31	7012000070000102	~
003673700000000153	3	2	•
00000000000000146	31	00120000000000140	•
003067700000000156	31	000000000000000000000000000000000000000	~
0000000000000146	313	000000000000000000000000000000000000000	~
003067700000000155	03142	70120000700007014	~
000000000000000000000000000000000000000	03143	050000000000000000000000000000000000000	~
003067700000000153	314	091500000000000000000000000000000000000	~
00000000000000146	03145	600000000000000000000000000000000000000	•
003057700000000156	31	000050037640037640	•
000000000000000000000000000000000000000	314	000000000000000000000000000000000000000	~
003057700000000155	315	755300037640147656	•
000000000000000000000000000000000000000	03151	00000000000000150	7
003057700000000153	31	001200000000000000000000000000000000000	m
000000000000000146	03153	000000000000000000000000000000000000000	•
00303770000000C156	03154	CC0000000000000141	
000000000000000000000000000000000000000	31		•

Figure 7-26. Self-Check Tape Listing (Sheet 22)

Figure 7-26. Self-Check Tape Listing (Sheet 23)

		:	1 C
Tape Word	Word Count	Tape Word	word Count
			;
00000000000000140	03341		01460
300000000000000140	03342	700000700004020010	341
30000004001000020	03343	00000000010000150	341
4030000000000140	03344	00000010000000143	4
0000000000000146	03345	000000000000000000000000000000000000000	03414
3000000000000147	03346	000000000000000000000000000000000000000	03415
	74660	700000100010020010	03416
15	03880	000000000000000000000000000000000000000	03417
2000004001000020	03351	40000000000000143	03420
103000000000000000000000000000000000000	23550	00000004001000000	03421
000000000000000000000000000000000000000	23553	000000000000000000000000000000000000000	03422
0000000000000147	23350	700000700020020010	03423
70000700000120150	55880	0000000010000150	345
000000000000000000000000000000000000000	03356	20000000000000143	03425
0.0000004001000000	03357	00000004001000050	342
0300000000000140	09380	000000000000000000000000000000000000000	342
000000000000000000000000000000000000000	03361	700600700040020010	343
0000000000000147	03362	000000000000000000000000000000000000000	343
100000700000220150	03363	100000000000001	34
1000020000000143	03364	000000000000000000000000000000000000000	3
00000004001000000	03365	000000000000000000000000000000000000000	343
100000000000000000000000000000000000000	03366	70000700100020010	•
700000700000426150	03367	C00000000100cc120	3
00000000010000150	03370	640000000000000000000000000000000000000	03437
0000004001000050	03371	020000000000000000000000000000000000000	03440
000000000000000141	03372	000000000000000000000000000000000000000	03441
76000070000020350	03373	700000700200020010	03445
000001000000000143	03374	000000000000000000000000000000000000000	03443
0000004001000020	03375	00004000000000143	344
10000000000000147	03376	000000000000000000000000000000000000000	4
700000700001020150	03377	000000000000000000000000000000000000000	344
	03400	0000070040002001	344
300000400000000143	03401	0000000000130	345
30000004001000020	03402	000020000000000143	4
100000000000000000000000000000000000000	03403	0200004001000000	345
70000700002020150	03404	000000000000000000000000000000000000000	345
000000000000000000000000000000000000000	03405	00	03454
0000200000000	34	_	45
2	03407		

Figure 7-26. Self-Check Tape Listing (Sheet 24)

Tape Word	Word Count	Tape Word	Word Count
C00010000000000143 .	03456	000002000000000172	
000000004001000020	34	000000000000000000000000000000000000000	
00000000000000147	03460	000000000000000000000000000000000000000	152
700000702000020010	03461	60001111000000000	53
0000000000010000150	03462	00000004001000000	353
000004000000000143	03463	000000770000060132	03532
000000000000000000000000000000000000000	346	00000000000000150	353
0000000000000141	03465	40300000000000140	353
700000704000020010	03466	000000000000000000000000000000000000000	353
000000000000000000000000000000000000000	•	600000000000000000000000000000000000000	353
000000000000000141	34	00002114000000204	35
000000000000000000000000000000000000000	347	000000004001000020	03540
000000740000000204	347	000000770000120132	35
00000004001000000	3	000000000000000000000000000000000000000	35
000000110000020032	347	4030000000000140	35
000000000010000120	•	971000000000000000	35
00000704000000000	03476	000000000000000000000000000000000000000	35
00000004001000000	03477	000041140000000204	35
00000072000020032	03200	000000000000000000000000000000000000000	35
000000000000000000000000000000000000000	03501	000000770000220132	35
00007004000000000	03502	000000000000000000000000000000000000000	6
000000000000000000000000000000000000000	03503	403000000000000000	3
000000740000020032	~	941000000000000000	35
600001140000006204	03505	C0000000000000000000000000000000000000	•
00000200000000140	350	C00050000000CC140	Š
00000000400100000	•	00000002400000100	
00000077000002032	351	00005000000000540	7
000000000000000000000000000000000000000	35	00000160000000112	÷
000000000000000000000000000000000000000	351	000000100000000000000000000000000000000	356
000000170000020032	351	00000620000000172	35
00004200000000172	351	0000001000000112	356
000000004001000020	351	0,0000000000000000000000000000000000000	356
000000770000020032	351	00005000000000000	03565
000002100000000112	351	C0000760000000172	356
00000004001000000	52	000000000000000000000000000000000000000	356
0000052000000112	352	2003000000000	03570
000007700000C032	352	000020000000000000000000000000000000000	357
00000004001000020	S	00000160000000172	35
0000007700030032	03524		
			-

Figure 7-26. Self-Check Tape Listing (Sheet 25)

Figure 7-26. Self-Check Tape Listing (Sheet 26)

Figure 7-26. Self-Check Tape Listing (Sheet 27)

-

Indication SYLOPB=1, DATA IS	Operation	CP2 CP3 CP4	81 81 82 82 82 82 82 82 82 82 82 82 82 82 82	89 89 9 14 4 9	8 85 5 5 1	- co 5	810	8 1 2 1 2 1 3	41.0	910	- 8 6	820	821 822	823	825				SYLIPB=1, U
Indication SYLOPB=1, DATA																	, .	•	2
1. DATA	-						jek										-		990
	ndication																		SYLOPB=1.
				•											*				

Figure 7-27. Self-Check Tape Instructions (Sheet 2)

n	SYLIPB=1, DATA IS EVEN SYLOPB=1, DATA IS GDD	SYLIPB#1, DATA IS EVEN SYLOPB#0, DATA IS EVEN	ACME PB=0	ACME PB=1	END OF SERIAL PARITY CHECK	CLEARS PIO ADRESS REGISTER	PIO ADDRESS=ZERO NO ADDRESS TRANSFER WITH PIO+0	PIO A2 TO A9 ARE ON	PIO AL 15 ON	CLEARS PIO ADA REG	CM		PIO ADR ERROR PIO ADRSO*O DISO*I	1=6¥ 01d	PIO ADR ERROR PIO ADRSO»1 DISO»0	END GF PIO ADR TESTS	DL WITH		CLEARS DL .006 LOADS 102 WITH ALL ONES	CHECKS 101 FOR ONES	FOR ONES	101	•
Operation	SSL	SPE SSL	ST6 FPE	SPE	RIE RT6	PIO	¥ 40	010	P10	SPA PIO	SPA	SIE	SPA	55L P10	SPA	SSL	rorc3	P10	LDLC3	P10	010		
Tape Word (Count	00076	00101	00103	00100	00110	00112	00114	00116	60117	00121	C0123	00125	92100	00127	00131	00132	00134	26100	00136	00140	00141	60143	ı

Figure 7-27. Self-Check Tape Instructions (Sheet 3)

		•	
		ONES	ONES
d 00	: • • • • • • • • • • • • • • • • • • •		IS
SS SS	SS ONE	501 201	102 05 05
ZERO ONES ONES ZERO ZERO ZERO NES ONES	DNES ZERO ITH DNES DNES DNES DNES ONES	SE SES	H S S S S S S S S S S S S S S S S S S S
44744 0 I	0	YOU BOYE	E R B B B B B B B B B B B B B B B B B B
ドドリドドのドビス	. K T D F F F D F F		N N N N N N N N N N N N N N N N N N N
DO A DO DO DO DO DO DO DO DO DO DO DO DO DO	402 102 102 103 103 103 103 104 105 101	E COLLEGE	0 0 1 E 0 1 E 0 E 0 E 0 E 0 E 0 E 0 E 0
A A D A A A A A A A A A A A A A A A A A		00 G	R K C O K I K R C O S O S O S O S O S O S O S O S O S O
TIOITITOO	14441114511-	CHECCHAD	
		O .	000000000000000000000000000000000000000
2 0 0 0 C C C C C C C C C C C C C C C C		0001 LC3 0002 0002 0000	CO CO CO CO CO CO CO CO CO CO CO CO CO C
444400000000000000000000000000000000000	1		202 203 204 204 207 210 211
888888888888888888888888888888888888888	00000000000	000000000000000000000000000000000000000	
		•	

Figure 7-27. Self-Check Tape Instructions (Sheet 4)

09200

Figure 7-27. Self-Check Tape Instructions (Sheet 6)

Figure 7-27. Self-Check Tape Instructions (Sheet 8)

Indication

Word Operation

¤
Ö
7
ਜ਼
ວ
Ĭ
\mathbf{z}
Ξ.

П					
				c	
	DL 0A6=0 DL 0A7=0 DL	0A8=0 DL CA9=0 DL 0A1=1	A2=1 A3=1 A4=1 A5=1	A7±1 A8=1 A9=1	, OP3=
	AR OL =1,0A AR DL =1,0A		NA2=0,0A2= NA3=0,0A3= NA5=0,0A6= NA5=0,0A6=	NA8=0,0A8=1 NA8=0,0A8=1 NA9=0,0A9=1	10 10
	CLEAR CLEAR CLEAR CLEAR CLEAR	NAB=1 CLEAR NA9=1 CLEAR NA1=0	X X X X X X X X X X X X X X X X X X X	N A A A B B B B B B B B B B B B B B B B	NOP 3
ttion	21 21 3	321 C3 321 C3 C3			
Operation	SSL CAL3 SSL CAL3 SSL CAL3 SSL	CALS CALS CALS CALS CALO CALO CALO CALO CALO CALO CALO CALO	CALO CALO SSL CALO CALO CALO	NANANANZ	SSL SSL SSL SSL SSL
	113		3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$
Tape Word Count	0000000 000000000000000000000000000000	00000000	666666666666666666666666666666666666666	2000000	00000 00000 00000
III-7-2	04				

Figure 7-27. Self-Check Tape Instructions (Sheet 11)

		DSMSQ DDX=1	,	DL CONTAINS 85,25 101 CONTAINS S TO 825		
NA6=C,OA6=1 NA7=U,OA7=1	NAB*U,UAB*1 END OF IADR TEST LOAD DL WITH IM2,DM2,1S2,DS2 CHECK SSMSC LOAD DL WITH B13 CHECKS SSMSC	Iα	TRS ERROR DSMSO=0 TRS HAS DS1 HOPCI ERROR HOPCI=0 DSMSO HAS	SSMSC HOPCI ERROR DSMSO=0 HOPCI HAS DSI LOAD IOI WITH 85,25 CHECK IOI FOR 85,25 SSMSC HOPCI ERROR HOPCI=0 DSMSU HAS DSI	CHECKS IOI FOR S TO 825 CLEAR DL CLEAR IOI END OF SSMSC TEST LOAD DL WITH IM1, DS3	Self-Check Tape Instructions (Sheet 12)
	00635 CALU 00635 SSL 00637 LDLC3 00640 00642 00642		_		00676 SSL 00671 PIO 00672 SSL 00673 RIE 00674 LOLC3 00675 PIO 00676 LOLC3	Figure 7-27.

Tape Word Operation Count

	e C	**		<u></u>			·· 4.	,	ABLE				÷		-														
	<u></u>			: ^. 4* *	5.				PLEX, SYLL																				
Indication						17			DULES, DUI			CEGGT		TRR*0		TRR≖0	TRR=0		TRR=0	TRR=0		ت=88= ت=88=		TRR=0		TRR=0	TRR=3		KK#O
Indi	822,25		811		S	WITH BILL	17	-	SECTORS, MODULES, DUPLEX, SYLL			TRCEIMO		TRS=IM3		TRS=IS1	TRS=152	.1	TRS#153	FRS=154		TRS=SYL		TRS=DDX	·	TRS=DMI	TRS=DM2	1	TRS=DM3
•	IOI WITH	<u>ب</u>	_	FOR .811	FOR ZERO	OADS	FOR 811,		WITH ALL S		WITH IM2	90 99 9		ERROR		ERROR	ERROR	•	ERROR	ERROR		ERROR	WITH DOX	FRROR		ERROR	ERROR		ERRUR
	LOADS	DL WITH	LOAD	101	===	_		בֿב	۲,	Š	* 10	100	•	TRS		TRS	TRS		TRS	TRS		TRS	٦			TRS	TRS		Z X
uc	*045	LOAD	,051 L	CHECK	CHECK	•	CHECK	CLEAR	LOAD	CHECK	LOAD	O K M V V		SSMBR		SSMBR	SSMBR		SSMBR	SSMBR		SSMBR	LOADS	SSMBR		SSFBR	SSMBK		SSMBK
Operation	C10002		_	P10		C10002		LDLC3	rore3		LDLC3	315	SSL	SHFC1	SSL	SHFC1 SSL			SHEC1			SHEC1	ا (SHFC1	SHFC 1	SSL	SSL
Tape Word Count	00677	00100	C0702	60703	00109	90200	00707	00710	00712	00713	00714	00715	00717	00120	00721	C0723	00724	C0725	00726	00730	00731	00732	00734	C0135	00736	00737	00741	00742	00744

Figure 7-27. Self-Check Tape Instructions (Sheet 13)

ion	SSMBR TRS ERROR TRS=DSI TRR=0	SSMBN TRS ERROR TRS=DS2 TRR=D	C-601 COC-301 GOOG SOL GENSS	COLONIA NON TO THE TABLE TO THE	SSMBR TRS ERROR TRS=DS3 TRR=0	SSMBK TRS ERBOR TRS=DS4 TRR=O	SSMBR TRS ERROR TRS=IOX TRR=0	SSMBR TRS ERROR TRS#IMI TRR#O	•	LOAD DE WITH ALL SECTORS, MODULES, DUPLEX, SYLLABLE	K SSMDR	LOAD DL WITH 1#2 Kambe tek febor 186±0 teben#2 182 HODE1=1#2.DW		SSMOR TRS ERROR TRS=0 TRR=DM2 IM2 HOPCl=1M2, DM	SSMBR TRS ERROR TRS=0 TRR=DM3 HOPC1*IM3.DF		SSMOR TRS ERROR TRS=0 TRR=DM3 IM3 HOPC1=IM3,DM	SSMBR TRS FRROR TRS=0 TRR=DS1 (S) HOPC1=1S1.05	SSMOR TRS ERROR TRS=0 TRR=DS1 ISI HOPCI=ISI,DS	SOMBE INS EXECT INSECTIONS INS MUPILIMISSION	SSMOR TRS ERROR TRS=0 TRR=DS2 152 HOPC1=152,05		SOMBK IKS EKKEK EKSTON ING HUPEL*ING*DO	SSMOR TRS ERROR TRS=0 TRR=DS3 153 HOPC1=153,DS	
Operation	SHFC1 S	7.	SSL			SSL SHFC1 S	SHFC1 S			KIE LOLC3 L		า ยวาตา	SSL		SSL SHFC1 S	,		SSL SHFC1 S		SSI		•	SHFCI S		100
Tape Word (Count	00745	. * -	00750		•	00754	00757	,				79700	00771		00773	-		01000		01004			01010		

Figure 7-27. Self-Check Tape Instructions (Sheet 14)

SSMBR TRS ERROR SSMOR TRS ERROR	TRS=0	TRR=DS4 TRR=DS4	154	HOPCl=154,D54 HOPCl=D54,I54
DL WITH IDX,DDX; TRS ERROR TRS	X.DDX TRS=0	TRR=SYL	10x,00x	HOPC1=IDX,DDX,SYL
TRS ERROR	TRS=0	TRR=SYL	10x,00x	HOPC1=IOX, DOX, SYL
DL WITH SYL, IOX TRS ERROR TR	YL,1DX TRS=0	TRR=DDX	IDX, SYL	HOPC1=IDX+ODX+SYL
TRS ERROR	TRS=0	TRR=DDX	IDX, SYL	HOPC1=IDX,DDX,SYL
OL WITH SY TRS ERROR	SYL, DDX OR TRS=0	TRR=10X	DDX, SYL	HOPC1#IDX,DDX,SYL
SSMDR TRS ERROR	TRS=0	TRR= IDX	DDX, SYL	HOPC1=IDX,DDX,SYL
DL WITH DMI TRS ERROR	1 TRS=0	TRR=IM1	DM1	HOPC1=IM1, DM1
TRS ERROR	TRS=0	TRR= IMI	DM1	HOPC1=IM1,DM1
TRS ERROR	TRS#0	TRR= IM2	DM2	HOPC 1=IM2, DM2
TRS ERROR	TRS=0	TRR=IM2	DM2	HOPC1=IM2,DM2
TRS ERROR	TRS≖û	TRR= [M3	DM3	HOPC1=1M3+DM3
TRS ERROR	TRS=0	TRR= IM3	E.MO	HOPC1=1M3,DM3
TRS ERROR	TRS=0	TRR=151	180	HOPC1=151,051
TRS ERRUR	TRS=U	TRR=IS1	150	HOPC1=1S1,0S1
TRS ERROR	TRS=0	I.RR=152	082	HOPC1=152,052

Figure 7-27. Self-Check Tape Instructions (Sheet 15)

Tape Word Operation Count Coun		HQPC1=152.052		HOPC1=153,053	HOPC1=153,053	HOPC1=154,054		HOPC1=154,054	HOPC1=IM1, DM1		HOPCI=IMI, DMI	÷			HUPCI #0	HOPC1=0		HOPC1 = 0	HOPC1=0	0=1 Jour		HOPC1=0	HQPC1=0		H0PC1=0		HDPC1=0	HOPC1=0	HOPC1=0	
Operation Indic SSL SSMDR TRS ERROR TRS=0 TR SSL SSMDR TRS ERROR TRS=0 TR SSL SSMDR TRS ERROR TRS=0 TR SSL SSMDR TRS ERROR TRS=0 TR SSL SSMDR TRS ERROR TRS=0 TR SSL SSMDR TRS ERROR TRS=1M2 SSL SSMDR TRS ERROR TRS=1M3 SSL SSMDR TRS ERROR TRS=1M3 SSL SSMDR TRS ERROR TRS=1M3 SSL SSMDR TRS ERROR TRS=1S3 SSL SSMDR TRS ERROR TRS=1S3 SSL SSMDR TRS ERROR TRS=1S3 SSL SSMDR TRS ERROR TRS=1S3 SSL SSMDR TRS ERROR TRS=1S4 SSL SSMDR TRS ERROR TRS=SDDX SSL SSMDR TRS ERROR TRS=DDX SSMDR TRS ERROR TRS=DM1 SSMDR TRS ERROR TRS=DM1 SSMDR TRS ERROR TRS=DM1 SSMDR TRS ERROR TRS=DM2 SSMDR TRS ERROR TRS=DM3		052	:	083	083	054		0.54	[#]		I X	,				•		2		٠	,				٠					
Operation Ind SSI SSMDR TRS ERROR TRS=0 SSI SSMDR TRS ERROR TRS=0 SSI SSMDR TRS ERROR TRS=0 SSI SSMDR TRS ERROR TRS=0 SSI SSMDR TRS ERROR TRS=0 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSI SSMBR TRS ERROR TRS=183 SSMBR TRS ERROR TRS=184 SSMBR TRS=184 SSMBR TRS ERROR TRS=184 SSMBR TRS=184 SSMBR TRS ERROR TRS=184 SSMBR TRS=184 SSMBR TRS ERROR TRS=184 TRS=184 SSMBR TRS ERROR TRS=184 TRS=184 <	cation	RR=152		RR= 153	RR= [S3	RR=154	•	RR=154	RR=DM1		RR=DM1				C # XX	TRR=0		TRR=0	TRR=0	Topic	2	TRR=0	IRR=0		TRR=0		TRR=0	TRR=0	TRR=0	et 16)
Operation SSI SSI SSI SSI SSI SSI SSI SSI SSI SS	Indi	·				•			•		RS=0				2M1#5M1	TRS=1M3		TRS=1S1	TRS=152	105=153	CC1=CU1	TRS=154	TRS=SYL		TRS=DDX		TRS=DM1	TRS=DM2	TRS=DM3	tions (She
Operation SSI SSI SSI SSI SSI SSI SSI SSI SSI SS		ERROR)) :	ERROR	ERROR	ERROR	•	ERROR	ERROR		ERROR	ERROR		TH 1M2	EX OX	ERROR		ERROR	ERROR	, F0000	1 N N N N N N N N N N N N N N N N N N N	ERROR	ERROR		TH DX ERROR		ERROR	ERROR	ERROR	pe Instruc
Operation SSI SSI SSI SSI SSI SSI SSI SSI SSI SS														38 9	X V			S							L WI		S			ck Ta
Operation SSI SSI SSI SSI SSI SSI SSI SSI SSI SS		SSMDR		SSMBR	SSMDR	SSMBR		SSMDR	SSMBR		SSMOR			u,	SSMOK	SSMDR	. (SSMDR	SSMOR	a CMSS		SSMDR	SSMDR		LUAD D Ssmor			SSMDR	SSMDR	lf-Che
Tape Word Vount Count 01065 01065 01065 01065 01067 0107 0107 0107 01107 01111 01112 01112 01122 01123 01125 01127 01127	Operation		SSL	SHFC1 SSL		SHFC1	SSL	100	SHFC 1	SSL	SHFC1 SSL	l	SSL	rorc3	, 155	SHFC 1	SSL	SHFCI	SHFC1	SSL	SSL	SHFC1	SSL SHFC1	SSL	rores	SSL	SHFC1	SHFC1	SSL SHFC1	7-27.
		01062	01063	01064 01065	01066	01010	01071	01072	01074	01075	01076	00110	01101	01102	01103	01105	90110	0110	01111	01112	01114	01:115	01110	01120	01121	01123	01124	01126	01127	Figure

	.1 *0	1=0	1=0	11=0	1=0	1=0	I.	[H]	Ĩ	TRANST		TRS=IMI,DMI					-						/ * C 9
·	HOPC1*0	HOPC1=0	H0PC1=0	HOPC1=0	H0PC1=0	HOPC1=0	TRS=DM1, IM1	TRS=DM1, IM1	TRS*DM1.IM1	TAR = IM1. DM1		TRR = IMI, DMI					,						TOT CONTAINS
Indication	TRR=0	TRR=0	TRR=0	TRR=0	TRR=0	TRR=0	TRR=DMI, IMI	TKR=DM1, 1M1	TRREDMI.IMI														CLEAK UL
Indic	TRS=0S1	TRS=DS2	TRS=DS3	TRS=DS4	TRS=10X	TRS=[M]	HOPC1±G	HOPC1 ≠0			12.12.10.1	HOPC1=IM1,IM2,DM1		SMDR T	0P3	3				:		,	WIIH S.BZ IHEN 85,7
	TRS ERROR	TRS ERROR	TRS ERROR	TRS ERROR	TRS ERROR	TRS ERROR	LOAD DL WITH IM1.DM1 SSMBR HOPCI ERROR H	SSMDR HOPCI ERROR	HOPCI FRACE	HODEL ERBOR		HOPC1 ERROR	0 t .	SMBR AND	IOI CONTAINS ZEROS	-	Φ.	CHECK IO1 FOR M25	CLEAK UL CHECK IN) END ROS		ICI CONTAINS SIGN		LUAD DL WITH ICI FOR 85,7
ជ	SSMDR	SSMDR	SSMDR	SSMDR	SSMDR	SSMDR	LOAD C	SSMDR	S. C. M. C. C. C. C. C. C. C. C. C. C. C. C. C.	d a M	K OLL S	SSMDR	CLEAR DL	END OI	101 .C.	LOAD	101 C	CHECK	CLTAK	LOAD	01.01	CHECK	CHECK
Operation	SSL SHFC1	SHFC1	SHFC1	SHFC1	SHFC1	SHFC 1	rorca	SSL	SSL	188	SSE		SSL LDLC3	RIE	2	rorc3		P.C.	1010 010	LOLC3		014	SHFEXM, LULCZ PIO CHEC
Tape Word Count	01131	01134	01136	01140	01142	01144		01150	01152	01154	01156	01157	01160	01162	01163	01165	01166	01167	01110	01172	01173	01174	01176

Figure 7-27. Self-Check Tape Instructions (Sheet 17)

```
IOI CONTAINS S, 82
                                                                                                                                                                                                                                                                                                                                                                                                                                       2800TSO=5,81,3,4,5
                                                                                                                                                                                                                                                                                                                                                                          280DTS0=5,81,2,4
                                                                                                                                                                                                                                                                                                                                                101=ZEROS DD=S,81,2,4
Indication
                                    LCAD DL WITH S,B2 THEN CLEAR DL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             101=5,81,2,4
                                                                                                                                                                                                                                                                                                                                                                                                                DL=5,81,2,4
                                                                                                                                                                                                                                CIDO02,035 IDI CONTAINS ZERDS
                                                                                                                                                                                                                                                         C10002,031 IO1 CONTAINS ZEROS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  CHECK 101 FOR 5,81,2,4
                                                             DLC2, RSU IOI CONTAINS S, B2
                                                                                                                                         DLC2, AND ICL CONTAINS S, B2
                                                                                                                OLC2, PIG: 101 CONTAINS S, B2
                                                                                       DLC2, IMI ICI CONTAINS S, B2
                                                                                                                                                                                          CHECKS 101 FOR 5,82
101 CONTAINS 5,82
CHECKS 101 FOR 5,82
                                                                                                                                                                                                                                             CHECK IOI FOR ZERDS
                                                                                                                                                                                                                                                                                                                                                                                                                                       CHECK IOI FOR ZEROS
                                                                                                                                                                                                                                                                                                                                                                          CHECK IOI FOR ZERUS
                                                                                                                                                                                                                                                                     CHECK 101 FOR ZEROS
                                                                          CHECK IOI FOR S, B2
                                                                                                                           CHECK IO1 FUR 5,82
                                                CHECK 101 FOR S.82
                                                                                                   CHECK IOI FOR S,82
                                                                                                                                                     CHECK IOI FOR S.82
                                                                                                                                                                  LCADS DL WITH S.BZ
                                                                                                                                                                             IOI CONTAINS S.B2
                                                                                                                                                                                                                                                                                                                                                TRS SER ERROR
                                                                                                                                                                                                                                                                                                                                                                                                              TRS SER ERROR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             AI3 SER ERROR
                                                                                                                                                                                                                                                                                                           CLEARS 101
                                                                                                                                                                                                                                                                                              NO. ERRORS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                CLEAR DL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              CLEAR 101
                                                                                                                                                                                                                                                                                                                                                                                                 CLEARS DL
                                                                                                                                                                                                                                                                                 CLEAR DL
                                                                                                                                                                                                                                                                                                                                   CLEAR DL
Word Operation
                                                                                                                                                                                                                                                                                                           CI0001
                                                                                                                                                                                                                                                                                  EDTG3
                                                                                                                                                                                                                                                                                             DLC2
                                                                                                                                                                                                                                                                                                                                     .010.
                                    01177
                                                                                                                                                                                                                                                                                                                                     01226
                                                                                                               01205
                                                                                                                                                                                                                                                         01220
                                                                                                                                                                                                                                                                                                                                                                                                                          01235
                                                                                                                                                                                                                                01216
                                                                                                                                                                                                                                                                                                                                                01227
               Count
                                                                                                                                        C1207
                                                                                                                                                      01210
                                                                                                                                                                                                                                                                                              01223
                                                                                                                                                                                                                                                                                                            01224
                                                                                                                                                                                                                                                                                                                                                                                                  01233
                                                                                                                                                                                                                                                                                                                                                                                                                                        01236
                                                 01200
                                                                                       01203
                                                                                                    01204
                                                                                                                            01206
                                                                                                                                                                  01211
                                                                                                                                                                                          01213
                                                                                                                                                                                                        01214
                                                                                                                                                                                                                    01215
                                                                                                                                                                                                                                             01217
                                                                                                                                                                                                                                                                      01221
                                                                                                                                                                                                                                                                                   01222
                                                                                                                                                                                                                                                                                                                                                               01230
                                                                                                                                                                                                                                                                                                                                                                                       01232
                                                                                                                                                                                                                                                                                                                                                                                                               01234
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  01240
                                                                           01202
                                                                                                                                                                               01212
                                                                                                                                                                                                                                                                                                                                                                          01231
                                                                                                                                                                                                                                                                                                                                                                                                                                                    01237
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          01242
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      01243
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             01241
                                                               01201
```

Figure 7-27. Self-Check Tape Instructions (Sheet 18)

Figure 7-27. Self-Check Tape Instructions (Sheet 19)

Figure 7-27. Self-Check Tape Instructions (Sheet 20)

Tape Word Count	Operation					Ind	Indication					
01363	810	SYL0=0 SYL0=0		SYL1=1 SYL1=1	BRAS	BRASYLO=0 BRASYLO=0	BRASYL I=1 BRASYL I=1	1 = 1	BRBSYLO=0 BRBSYLO=0		BRB SYL 1 = 1 - BRB SYL 1 = 1	X X X
01366		SYLO=1		SYL1=0 SYL1=0	BRAS	BRASYLU#1	BRASYLU≖1 BRASYL1≖U BRASYL0≖1:∵BRASYL1≖0	1=0	BRBSYLU=1		BRBSYL1=0	XX
01370	SIE BRB18,BRB1C SSI		BR14	ERROR	SYLO=0		SYL1=0	BRA=0	BRA=0(0,1)	8RB=1(0,1)	(0.1)	×o
01372			8R14	ERROR	SYL0=0		SYL1=0	BRA=1(0,1)	(0,11	BRB=C(0,1)	(0,1)	OX DHI
01374		818,88		BR14	ERR	VL0=1	SYLO=1 SYL1=1 BRASYLO=0	BRAS		BRASYL 1 * 1	1=1 BRB=1(0,1)	(1,0)
01376		818,84	181C	BR14	ERR	YL6=1	SYLI=1	BRAS	YL0=1 (BRASYL	SYLG=1 SYL1=1 BRASYL0=1 BRASYL1=0 BRB=1(0,1)	(0,1)
01400	SSL BRA18 SSI	BR14 E	ERROR	SYLO=C		SYL1=0	BRASYLO=1	1.0-1	BRASYL 1=0	1=0	BRB=C(0,1)	_
01402		BR14 6	ERROR	SAFO=0		SYL1=0	BRASYL0=0	0=07	BRASYL 1=1	1=1	BRB=0(0,1)	
01404		ALC, BR	181C	BR14		SYL0=1		U BRA≖	=1(0,1) BRBS	BRBSY	SYLI=1 BRA=1(0,1) BRBSYLO=0 BRBSYLI=1	1 1404 YL1=1
01405	SSL Braib, braic, brbib	41C, BR	1818	BR14	ERR	SYL0=1	SYL 1=1	0 BRA≖	DM1 WILL	. BE 0 BRBSY	OMI WILL BE ON FOR TEST 1406 BRA=1(0,1) BRBSYLO=1 BRBSYLI=U	T 1406 YL1≖U
01410		BR14 E	ERROR	SYLO=0		SYL1=∩	BRA±0	BRA=0(0,1)	BRBS	BRBSYL0#1	BRBSYL1=0	0 0 0
01412		BR14 E	ERROR	SAFO=O		SYL1=0	BRA=0	BRA=0(0,1)	BRBS1	BRBSYLO=0	BRBSYL1=1	~
01414		BRI4 ERROR SYLO=0	ERROR	SYLO=0		SYL1=1	BRA=0	BRA=0(0,1)	8RB*(8R8=0(0,1)		
61416		SWITCH TO TARR		T M M		i t	3	ć		i 6		
01420	\$ *`		L -	THE NEAT FUCK 16313		IKE BL	ARE BLANK 10 ALLOW LINE	ALLOM		ž X	FUR KELATS IU S)e 1 E
01422	· 0	u X	3 0113	i CN	21216	1010						
01424					KO.	2121						
01425		NO ER	ERRORS									
01427												
08 4 10	25L											

Figure 7-27. Self-Check Tape Instructions (Sheet 21)

Self-Check Tape Instructions (Sheet 22) END OF DISAGREEMENT ERROR TEST LOAD OL WITH 83,4,8,9 Figure 7-27. 01476 SSL 01477 LDLC3

SWITCH OUT OF THR THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE

C10056

SWITCH TO TMR THE NEXT FOUR TEST ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE

READER SHOULD NOT STOP

EP1

C10022

01470 RIE 01471 CIOC 01472

LOAD 101 WITH 83,4,8, 10AD 102 WITH 83,4,8,9 10AD 0L WITH 83,4,8,9 NO ERRORS LOAD 101 WITH ONES LOAD 101 WITH ONES LOAD 101 WITH ONE COMECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1 CHECK 101 FOR SVP1	Indication	9 •17•18•22•23 S 17•18•22•23 SVP1 INTO IO1 A3 TRS ERROR	ERROR SVP1 INTO 101 A3 TRS ERROR	ERROR SVP1 INTO IO1 A2 TRS ERROR	ERROR SVP1 INTO 101 A2 TRS ERROR ERROR	SVP1 INTO 101 A1 TRS ERROR FRROR	I IN TES	.17 TO 23 SVP2 INTO 101 A3 A13 ERROR
CHEC CHEC CHEC CHEC CHEC CHEC CHEC CHEC		LOAD IO2 WITH 83,4,8,9 DL WITH 83,4,8,9 RRORS DL WITH ONES IO1 WITH ONE DL WITH BI IO 9,	IOI FOR SVPI TRS VEDT3 VT5	IOI FOR SVPI TRS VEDTS VT7	101 FOR SVP1 FRS VEDT6 VT4 101 FOR SVP1	TRS VEDT7 VT6	TRS, VEDTB. VT3 C IOI FOR SVPI.	DL WITH 83,4,8,9 AI3 VEDT3 VT8
	Operation	PIO LOAD CIOOOI,006 LDLC3 LOAD RIE FPIO NO E LDLC3 LOAD CIOOOI,006 LDLC3 LOAD FPIO.CSVEIZ	53L 55L FPIO,CSV 55L	FPIO SSL FPIO,CSV	FP10 SSL FP10,CS SSL FP10	SSL FPIO,CSV SSL FPIO	53L FP10,CSN SSL FP10 SSL	01541 LULC3 LUAD 01542 FPIO,CSVE21 01543 SSL

Figure 7-27. Self-Check Tape Instructions (Sheet 23)

	ERROR		•	ERROR			ERROR			000	K			ERROR					PRO ERROR						O ERROR						PRO ERROR					
																									PRO											
	A I 3			A 13			A 13			A 1.2				A I 3					A3						A3						A2					
	A3			A 2			A 2			7	•			Al					ದ						10						۵					
.	101			101			101				•			101					INTO						INTO			.*			INTO					
Indication	INTO			INTO			INTO			0.14				INTO 10					SVP3						SVP3						SVP3					
Ind	SVP2	ERROR		SVP2	FRRUR		SVP2		ERROR	6073		ERRUR		SVP2 I		ERROR			VT8			ERROR			VT 5			ERROR			V17			ERROR		
	715	SVP2		V17	SVD2	•	VT4	ı	SVP2	717		SVP2	l	VT3 :		SVP2		ES	VEDT3		SVP3			ÆS	VEDT4		•	SVP3		IES	VEDTS		SVP3	SVP3		ONES
	AI3 VEDT4	FOR	ı	VEDT5	FOR	<u>.</u>	A13 VEDT6		IOI FOR	11000	• • • • • • • • • • • • • • • • • • • •	FOR		VEDT8		FOR		1	PRO		II TH	FOR		LOAD OL WITH ONES	PRO		I LI	FOR		I	PRO		N LL	FOR		MITH O
	A13	101		A I 3	-		A13				1	101	1	AI3 V		101		٦ ٢	VE21		101	101		200	VE3		101	101		0 10	VE31		101	101		M 10
on	SVE3	CHECK	;	SVE31	CHFCK		SVEZ	:	CHECKS	CUESS	36746	CHECK				CHECK		LCAD DL	LDLC3,FPIO,CSVE2		LCAD	CHECK 101		LOAD	LDLC3,FPIG,CSVE3		LOAD	CHECK		LOAD	LOLC3,FP10,CSVE		LOAD	CHECK		LCAD
Operation	FPIO,CSVE3				SSL FPIO						551		SSL		SSL		SSL								10103			FPIO	SSL	LDLC3	LOLC3,	755	FP10	FP10	SSL	10103
Tape Word Count	01546	01550	01551	01552	01553	01555	01556	01557	01260	01561	01563	01564	01565	01566	01567	01570	01571	01572	01573	01574	01575	01576	01577	00910	010010	01602	01603	01604	01605	01606	10910	01910	11910	01612	01613	01614

Figure 7-27. Self-Check Tape Instructions (Sheet 24)

	PRO ERROR	PRO ERROR	s s s	
	A 1	A1 ONE	ONES ONES ONES	
	70	PL #11#	1 1 1 1 1	***
	INTO	INTO	ם כו כו	•
Indication	SVP3	T3 SVP3 II ROR 8,9 LOAD (LOAD LOAD R LOAD R LOAD	x
Indic	VT4 ERROR VT6 ERROR	> # +C	83,4,8,9 L 83,4,8,9 L 2 MD7 ERRUR 89,9 L 2 MD7 ERROR 89,9 L 2 MD7 ERROR 89,9 L	MD7 ERROR 8,9
	PRD VEDT6 TH SVP3 OR SVP3 PRO VEDT7 TH SVP3 OR SVP3	018 3 3 48,	33.44 11.44 11.44 11.44 11.44 11.44	7 Al MD 83,4,8,9
			— — —	h
	— — — —	SVE1 PISSVE1 PRINCE OF THE SOLUTION WITH POLICE OF THE POL		M0.7
ď	LOAD IOI V CHECK IOI LOAD DL WI FPIO,CSVE32 LOAD IOI V CHECK IOI	LCAD DL WITH LOAD IOI WITH CHECK IOI FOR LCAD DL WITH LC3 LOAD IOI	AD AD	٥
Operation	LDLC3,FP10,CSVE2 SSL FP10 LOAD 101 FP10 CHECK 10 SSL LDLC3,FP10,CSVE3 LDLC3,FP10,CSVE3 FP10 LOAD 101 FP10 CHECK 10	23.1 LDLC3,FPIG, SSL LGA FPIG LGA FPIG CHE SSL LDLC3 LGA FPIG,LOLC3 FPIG,CSVE21	FPIO, COC3 FPIO, CDC3 SSL FPIO, CSVE3 SSL FPIO, CSVE3 SSL FPIO, CSVE3 FPIO, CSVE3 FPIO, CSVE2 SSL LDC3 LDC3 FPIO, CSVE2 FPIO, CSVE2 SSL	FPIO,CS SSL LOLC3
Tape Word (Count	01615 01617 01620 01622 01623 01623 01624	01630 01630 01632 01633 01633 01634 01637 01637	16442 10643 10643 10644 10644 10650 10651 10653 10654 10656	1660 1661 1662

Figure 7-27. Self-Check Tape Instructions (Sheet 25)

Figure 7-27. Self-Check Tape Instructions (Sheet 26)

A2 PIO ERROR

Indication

Word Operation

Count

```
FPIO, LOLC3, CSVE321 NO ERROR LOAD OL WITH 81 TO 87 AND 817 TO 823
                                                                                                                                                                                                                                                                                                                                      CHECK HELP NOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                            CHECK LEMMON
                                                            LOAD 101 WITH 81 TO 87 AND 817 TO 823
                                                                                     CHECK 101 FOR 81 TO 87 AND 817 TO 823
 Indication
                                                                                                                                                                                                                                                                                                                                       OA4
                                                                                                                                                                                                                                                                                                                                      TAADR6,5NOT,4NOT,3NOT,2,1NOT
TAADR6,5NOT,4NOT,3,2,1
LOAD DL WITH CNES
                                                                                                                                                                                                                                                                                                                                                                                                 043
                                                                                                                                                                                                                                                                                                                                                                                                            044
                                                                                                                                                                                                                                                                                                                                                                                                                                    I AADRENOT, SNOT, 4NOT, 3NOT, 2, 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                            IAADRENGT, SNOT, 4NOT, 3, 2NOT, 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    AADR6NOT, SNOT, 4, 3, 2NOT, INOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               IAATR6NOT, 5, 4NOT, 3, 2NOT, INOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        IAADRENCT, SNOT, 4NOT, 3, 2, 1NOT
                                    2000 C10001,006 LCAD 102 WITH ONES
                                                                                                                                                                                                                                                                                                                                                                                    CIDOCI,006 LOAD ID2 WITH ONES
                                                                                                                                                                                                                                                                                                                                                                                               TAADR6, 5NOT, 4, 3NOT, 2, 1
                                                                                                                                                                                                                                                                                                                                                                                                             FAADR6,5,4NOT,3NOT,2,1
                                                                                                            CI0002,006 CLEAR ICI AND 102
                                                                                                                                                                                                                                                                                                             CHECK IOI FOR ZEROS
                                                                                                                                                              CHECK ICI FOR ZERUS
                                                                                                                                                                                                                                                             CHECK 101 FOR ZEROS
                                                                                                                                                                                                              CHECK ICI FOR ZEROS
                                                                                                                                                                                                                                                                                                                                                                       LOAD IOI WITH ONES
                                                                                                                                                                                                                                     IOI CONTAINS ZEROS
                                                                                                                                   ICI CONTAINS ZEROS
                                                                                                                                                                                      IOI CONTAINS ZEROS
                                                                                                                                                                                                                                                                                     IDI CONTAINS ZERDS
                                                                                                                         LCAD DL WITH SIGN
Word Operation
                                                                                                                                                                                                                                                                                                                                                            LOLC3
                                                                                                                          LOLC3
                                                                                                                                                                                                                                                                                                                                                                          014
                                                                                                 ST6
                                                                                                                                                  RT6
                                                                                                                                                             D 1 d
                                                                                                                                                                          ST6
                                                                                                                                                                                      TRA
                                                                                                                                                                                                   RT6
                                                                                                                                                                                                                                                   R 16
                                                                                                                                                                                                                                                                          S16
                                                                                                                                                                                                                                                                                                  RT6
                                                                                                                                                                                                                                                                                                              014
                                                                                                                                                                                                                                                                                                                                                                                                                        RT6
                                                                                                                                                                                                               014
                                                                                                                                                                                                                                                                                      SUB
                                                                                                                                                                                                                                                                                                                          S16
                                                                                                                                                                                                                                      SEF
                                                                                                                                                                                                                                                                                                                                                                                                                                                041 RT6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           2046 ST6
              Count
                                                                                                2002
                                                                                                                                                                                                                                                                                                                                                                                                                       2037
                                                                                                            2006
                                                                                                                                                                                                  2015
2016
2017
2020
2022
2023
2023
                                                                        2003
                                                                                                                        2007
                                                                                                                                    0102
                                                                                                                                                            2012
                                                                                                                                                                                     2014
                                                                                                                                                                                                                                                                                                2025
                                                                                                                                                                                                                                                                                                             2026
                                                                                                                                                                                                                                                                                                                         1202
                                                                                                                                                                                                                                                                                                                                      2030
                                                                                                                                                                                                                                                                                                                                                            2032
                                                                                                                                                                                                                                                                                                                                                                       2033
                                                                                                                                                                                                                                                                                                                                                                                   2024
                                                                                                                                                                                                                                                                                                                                                                                                2035
                                                                                                                                                                                                                                                                                                                                                                                                                                    2040
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               2045
                                                2001
                                                            2002
                                                                                     2004
                                                                                                                                                 2011
                                                                                                                                                                                                                                                                                                                                                                                                            9602
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        2043
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   5044
                                                                                                                                                                                                                                                                                                                                                  2031
                                                                                                                                                                                                                                                                                                                                                                                                                                                           2042
```

Figure 7-27. Self-Check Tape Instructions (Sheet 28)

			CHECK SCOP
Indication	F, INOT 2NOT, INOT AL AQC ERROR	LOAD DL WITH SIGN OT, 2NOT, 1NOT 2NOT, 1NOT OT, 2NOT, 1	2,1NOT F,1NOT OT,2NOT,1NOT OAL F,1NOT OAL OA4 ENGI,1NOT OAL,2,3 F,1NOT OAL,2,3
g	TAADR6,5NDT,4NDT,3,2NDT,1NDT TAADR6NCT,5NOT,4NOT,3,2NDT,1NDT LGAD DL WITH SIGN AL AGC CHECK ICI FOR SIGN CHECK SC ADDRESS CHECK SC ADDRESS	A3 AOC ERROR AD IOI WITH SIGN ADR6NOT, 5NOT, 4, 3N ADR6NOT, 5NOT, 4, 3N EAR DL ADR6, 5NOT, 4, 3NOT,	CLEAR DL IAADR6NOT,5NOT,4,3NOT,2,1NOT CLEAR DL IAADR6NOT,5NOT,4,3,2NOT,1NOT CLEAR DL IAADR6NOT,5NOT,4NOT,3NOT,2NOT,1NOT IAADR6NOT,5,4,3NOT,2NOT,1NOT TAADR6NOT,5,4NOT,3NOT,2NOT,1NOT TAADR6,5,4NOT,3NOT,2NOT,1NOT CLEAR DL CLEAR DL CLEAR DL CLEAR DL
Operation	RT6 SIE LDLC2 SSL RIE PIO PIO SIE	CAL3, LDLCZ SSL RIE PIO PIO CH ST6 ST6 LDLC3 CL SIE RIE RIE RIE RIE	LDLC3 LDLC3 LDLC3 LDLC3 LDLC3 LDLC3 LDLC3 LDLC3 LDLC3
Tape Word Count	2041 2051 2051 2051 2053 2054 2055 2055	2062 2063 2064 2065 2070 2072 2073 2073 2075	2077 2100 2101 2102 2103 2104 2105 2107 2110 2111 2111 2111

Figure 7-27. Self-Check Tape Instructions (Sheet 29)

CODES

```
CHECKING TAADRC LATCH
                                                                                                                                      DA9 DA8
  Indication
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              OA1
                                                                                                                                                                                                                                                                                                                                                                                                                 OAI
                                                                                                                                                                                                                                                                                                                                                                                                                                          OAl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  OA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TAADR6, SNOT, 4NOT, 3NOT, 2, INOT UAI
                                                                                                                                      TAADR6,5,4NCT,3NDT,2NDT,1NCT
                                                                                                                                                                                                                                                                                                                                                                                                     AADRSNOT, 4NOT, 3NOT, 2NDT, 1NOT
                                                                                     AADR6NOT, SNOT, 4, 3, 2NOT, 1NOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      FAADR6, SNCT, 4 NOT, 3 NOT, 2, INUT
                                                                                                                                                                                                                                                                                                                                                                 AADR5,4NOT,3NOT,2NOT,1NOT
                                                                                                                                                                                                                                                                                                                                                                                        AADR5, 4NOT, 3NOT, 2NOT, INOT
                                                                                                                                                                                                                                                                                                                                                                                                                 AADRS, 4NOT, 3NOT, 2NOT, INOT
                                                                                                                                                                                                                                                                                                                                                                                                                                          AADR5,4NOT,3NOT,2NO1,1NOF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  AADR5,4NOT,3NOT,2NOT,1NOT
                                                                        AADR6NCT, SNOT, 4NOT, 3,2,1
                                                                                                              TAADRENOT, SNOT, 4NOT, 3, 2, 1
                                                                                                                                                                          SSMSC TRS ERROR TAADRSNOT, I
                                                                                                                                                                                                                                                                                                                                                     TAADRSNOT, 4NOT, 3, 2NOT, 1
                                                                                                                                                                                                                                                                                                                                                                              AADRSNOT, 4NOT, 3, 2, INOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                     AADR5,4NOT,3,2NOT,1NOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              [AADR5NOT, 4NOT, 3NOT, 2, 1
                                                                                                                                                                                                               SSMSC IRS ERROR
TAADRSNOT, 4NOT, 3NOT, 2, 1
                                                                                                                                                                                                                                                                                                                                                                                                                              AADRSNOT.4.3.2NOT.1NOT
                                               CHECK IOI FOR ZEROS
                                   IOI CONTAINS ZEROS
                                                                                                                                                              CHECKING IE LATCH
                                                                                                                                                                                                                                                                                                   TAADR5,4NOT,3,2,1
                                                                                                                                                                                                                                                                FAADRSNOT,4,3,2,1
                                                                                                                                                                                                                                                                                         SSMSC TRS ERROR
                                                                                                                                                                                                                                                    SSMSC TRS ERROR
                                                           CLEAR DL
                                                                                                  CLEAR OL
Word Operation
                                                           2117 LDLC3
                                                                                                  LOCC3
                                              2116 PIO
                                                                                                                          ST6
                                                                                                                                                              SIE
                                                                                                                                                                                                                                                                                                                            RIE
                                                                                                                                                                                                                                                                                                                                        RT6
                                                                                                                                                                                                                                                                            SSL
                                                                                                                                                                                                                                                                                                                SSL
                                                                                                                                                                                                    SSL
                                                                                                                                                                                                                                       SSL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              2160 ST6
                Count
                                                                                                                                                                                                                                                                                                                                                                                                                                          2155
                                                                                               2122
                                                                                                                                                                                                                                                                                                                                                                                                                 2153
                                                                                                                                                                          2130
                                                                                                                                                                                                   2132
                                                                                                                                                                                                                           2134
                                                                                                                                                                                                                                       2135
                                                                                                                                                                                                                                                    2136
                                                                                                                                                                                                                                                                           2140
                                                                                                                                                                                                                                                                                                                2143
                                                                                                                                                                                                                                                                                                                            2144
                                                                                                                                                                                                                                                                                                                                        2145
                                                                                                                                                                                                                                                                                                                                                     2146
                                                                                                                                                                                                                                                                                                                                                                             2150
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          2161
                                                                        2120
                                                                                                            2123
                                                                                                                                     2125
                                                                                                                                                                                                                                                                2137
                                                                                                                                                                                                                                                                                                    2142
                                                                                                                                                                                                                                                                                                                                                                2147
                                                                                                                                                                                                                                                                                                                                                                                                    2152
                                                                                                                                                                                                                                                                                                                                                                                                                                                                2157
                                                                                     2121
                                                                                                                          2124
                                                                                                                                                  2126
                                                                                                                                                              2127
                                                                                                                                                                                       2131
                                                                                                                                                                                                                                                                                        2141
                                                                                                                                                                                                                                                                                                                                                                                                                              2154
                                                                                                                                                                                                                                                                                                                                                                                         2151
                                                                                                                                                                                                                                                                                                                                                                                                                                                      2156
```

Figure 7-27. Self-Check Tape Instructions (Sheet 30)

Indication	3,2,1 3NOT,2,1NOT DA1 5 5 4 ONES	IT,3NOT,2,1NOT GAI NOT,2,1 IT,3NOT,2,1NOT GAI	S rest	A3 AOC ERROR A3 AOC ERROR	ADC.	AZ ADC ERROR A1 ADC ERROR	AOC.	A3 AOC ERROR A3 AOC ERROR	AZ AOC ERROR AZ AOC ERROR	AI AOC ERROR AI AOC ERROR
c	TAADR6, SNOT, 4NC TAADR6, SNOT, 4NC LOAD DL WITH ON LCAD IOI WITH C	AADR6,5NOT,4NC AADR6,5NOT,4NC AADR6,5NOT,4NC LEAR DL	CLEAR IOI CLEAR IO2 End of SC CIRCUIT	D OP4 VEDT3	D 0P4 VEDTS	OP4 VEDT6	OP4 VEDT8	OP3 VEDT3 OP3 VEDT4	OP3 VEDTS	0P3 VEDT7
Tape Word Operation Count	2164 2165 2166 LDLC3 2167 PIO 2170 CIGGGI,0	<u> </u>	STA		SSL COP3		SSL COP1, SSL		COOC	2227 COP32,STC 2230 SSL 2231 COP1,STC

Figure 7-27. Self-Check Tape Instructions (Sheet 31)

Indication	ERRUR	ERROR	ERROR	FRECR		ERROR	ERROR	·	ERROR	- (ERROR	20000	EANUN	ERROR		ERROR	ERROR															
	ÀOC	AOC	AOC	AOC) [AOC	AOC		AOC.	9	4 0¢	7	ב ב	AOC		AOC	AOC	S							, .							
	A3	A3	A2	A2	į	A	Al		A3		A 3	43	J T	A2		A	Al	-					,		•							
	VEDT3	VEDT4	VEDTS	VEDT6)	VEDT7	VEDT8	,	VEDT3		VEDT4	VENTS		VEDT6	٠,	VEDI7	VEDT8	OP1 VED		ERROR		ERROR	-	ROR		ERROR		ERROR		ERROR		ERROR
	0P2	0P2	0P2	0 0 2	;	092	0P2		0P1		OPI	. 00	5	100		OP1	061	6						ERROR		ER				٠.		
Operation	SL OP21,RSU	opa, RSU	Si DP31,RSU	SL DP2.RSU		C0P32,RSU	1,RSU		21, SHF		3 y SHF	SHE		SHF	St	COP 32 , SHH	COP1,SHF	S	.T6	E'A EAM	SL		58		SL				.15	EA EAM	SL	E8 E8M
Tape Word (Count	232 233 (3.5	- ف	2240 S 2241 C	. ~	m .		S	ٔ					2255 C					_	_	592	2266 P	267	2270 P	2271 S	2272 P	273	2274 P	2275 S	276	277	2300 P

Figure 7-27. Self-Check Tape Instructions (Sheet 32)

Indication									A3 TLC TLC ERRORS		A3 TLC TLC ERRORS	•	AZ ILC ILC ERRURS	A2 TIC FRRORS		AI TIC TIC ERRORS		AT TLC TLC ERRORS		A3 AOC ERROR TRUAZ#O	A3 ANC ERROR IROA2=0		A2 AUC ERROR TROAZ=0		AZ ADC ERRUR TRUAZ=0		Al AOC ERROR TRUAZ=0		AL AUC ERRUR TRUAZ=0	STS	A3 AUC ERRUR [RUA]=U	A3 ACC ERROR TROATEC	
Tape Word Operation Count	SL	SSL	ΡE	2305 SSL	55L SSL	σ.	SSL	2312 PEB EBM ERRCR	SSL PELL PEL2 TLC VEDT3	SSL	PEL3 TLC VEDT4	SSL	PEL3, PEL1 TLC VEDTS		55t	•	251	PEL1 TLC VEDT8	SST END OF TLC VED		2331 SSL	SSL	2334 CAL31 A2 VEDTS	SSL		SSL		188	CAL1 A2 VEDT8	SSL END OF AZ	2344 CAL21 AI VEDT3	٠ ر	7

Figure 7-27. Self-Check Tape Instructions (Sheet 33)

eration	.31 AI VEDTS A2 ADC ERROR TRUA1=0	.2 Al VEDT6 A2 ADC ERROR TRUA1=0	.32 AI VEDT7 AI AOC ERKOR TROAI=0	A1 VED	1 A3 VEDT3 A3	3 A3 VEDT4 A3 AOC ERROR TROA3=0	31 A3 VEDTS A2 ACC ERROR TROA3=0	.2 A3 VEDT6 A2 AOC ERROR TROA3=0	32 A3 VEDT7 AL AOC ERROR TROA3=0	A3 VEDTB. A1	END OF A3 VED A4 VEDT3	3 A4 VEDT4 A3 AOC ERROR TROA4=3	.31 A4 VEDTS A2 ADC ERROR TROA4=0	.2 A4 VEDT6 A2 AOC ERROR TROA4=0	32 A4 VEDTT A1 ADC ERROR TRUA4=0	A4 VEDT	A5 VEDT3 A3	3 AS VEDT4 A3 AOC ERROR TROA5=0	
Tape Word Operation Count	2347 SSL 2350 CAL31	352 C	354 C	356 CALI 356 CALI 357 SSI	CAL21	2362 CAL3		2366 CAL2		SSL CAL1	SSL CAL21		ر ا	יט מ		_	CAL21	_	, ر

Figure 7-27. Self-Check Tape Instructions (Sheet 34)

uo	TRUAS=0	TROA5=0	TROAS=0		TRUA6=0	TROA6=0	TROA6=0	TOCAL		TRUA6=0	10044-0	010404	TROA7=0	TROA7=0		TROA7=0	TROA7=0	(I KUA /= C	FROA7=0		LKUABEU	TRUAB=0		TROAB=0	TOOLOGI
ındıcation	ERROR	ERROR	ERROR		ERROR	ERROR	ERROR		۲ ۲ ۲	ERROR	90.000	202	ERROR	8088))	ERROR	ERROR	1	E K K C K	ERROR		EKKUK L	ERROR	-	ERROR	
	AOC	AOC	AOC	S	AOC	AOC.	AOC	7	ر 2	AOC	0	ر د ور	AOC	A O C		AOC	AOC		AUC	AOC		AUC	AOC		VOC	10.4
÷	A2	Al	Al	-	. A3	A3	A2	2	7	Al	7	TEST	A3	· A		A2	A2		A	Al		A 3	A3		A 2	•
***	VEDT6	VEDT7	VEDTB	AS VED	VE013	VEDT4	VEDTS	7007	4 E O 1 O	VEDT7	25037	A6 VED	VEDT	VEDT4	!	VEDTS	VEDT6	1	VEUI	VEDT	A7 VED	VEU I 3	VEDT4	,	VEDTS	VEDTA
II.	A5	A5	A 5	END OF	¥.	A6.	A6	*	2	A 6	44		⋖	47		A 7	A7	•	ď	A7	END OF	Ą	A 8		A	•
Operation	CAL2	CAL32	SSL Cali		CALZI SSL	CAL3	SSL CAL31	SSL	SSL	CAL32	SSL	SSL	CAL21	SSL	SSL	CAL31	SAL2 CAL2	SSL	CAL32 SSL	CALI	SSL	CAL 2.1	CAL3	SSL	CAL31 SSI	7 7 7
Count	9147		2421																							

Figure 7-27. Self-Check Tape Instructions (Sheet 35)

ıtion		TROA8=0	TRUA8=0		TROA9=0		KUAYKU	TROA9=0		TROA9=0		KUAY#U	TROA9=0	· · · · · · · · · · · · · · · · · · ·	•												CONTAINS SIGN, B2									
Indication		ERROR	ERROR		ERROR	0	T K C K	ERROR		ERROR	6	T X X X X X X X X X X X X X X X X X X X	ERROR	; }					,												0A3					
		Al AOC	A1 AOC	TESTS	A3 A0C		A3 AUC	A2 A0C		A2 A0C		AI AUC	Al AOC	TESTS		AND 102		•	ZEROS		ZEROS			10	ITH RI)	0A3 IO1	SIGN, 82			ZEROS			ZEROS	ROS	EROS
Ę		A8 VEDT7	A8 VEDT8	F A8 VED	A9 VEDT3		AY VEUI4	A9 VEDTS		A9 VEDT6		Ay VEUI	A9 VEDTR	F A9 VED		CLEAR 101	CLEAR DL		101 CONTAINS ZE		CHECK IOI FOR 2		LCAD OL WITH BI	1	OAD IO2 H	AR DL	DA9 CAB	IOI FOR	CLEAR DL		IOI CONTAINS ZE	-		CHECK IOI FOR 2	7	_
Operation	- :	CAL32	33t CAL1	SSL	CAL21	SSL	CAL3 SSI	CAL31	155	CAL2	SSL	CAL32	CALI	SSL	RIE	C10002,0C6	rorc3	ST6	FP10	R.I.F.	FP10	יי ייי	LOLC3	0	C 10001 -		014	P10	rorc3	516	FP 10	RIE	R.T6	-	-	0 1 d
Tape Word		2464	2466	1942	2470	2471	2147	2474	2475	2476	2477	2500	2502	2503				2507	2510	2511	2512	6167	2514	2514	2517	2520	2521	2522	2523	2524	2525	2526	2527	2530	2531	2532
TTT_ 7_	.23	በ																																		

Figure 7-27. Self-Check Tape Instructions (Sheet 36)

Tape	Operation	ָּ				-	Indication	tion				
Count								-		•		
2533	LDLC3	LOAD	101	HITH	SIGN, 81, 25	,25						
2535	_	006		102	SIS TITE	SIGN, B1	1,25					
2536		CLEAR	5									
2540		CA9	003	[0]	TOT CONTAINS	SN	SIGN.BI	9.1				
2541	œ	ν)					1				
2542	FPIO	CHECK IOI	101	FOR	SIGN, BI	_						
2543	RIE											
2544		ICI CONTAÎNS ZEROS	DNTA		EROS							
2545	FP10	CHECK 101	101		FOR ZEROS							
2546									.*			
2547	FP10	CP3	048	0A3	101	CONT	IOI CONTAINS	SIGN.B1	•			
2550	RIE											
2551		CHECK 101	101	FOR	FOR SIGN, BI							
2552	RIE											
2553	P10	CP3 (0A9	101	CONTAINS		ZEROS					
2554	FPIO	CHECK	101		FOR ZEROS							
2555	C10022	SELECT	THR	«			•					
2556		THE N	EXT	FOUR	TESTS	ARE E	3L ANK	THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME	TIME	RELAYS	10	FOR RELAYS TO SETTLE
2557												
2560												
2561								,				
2562	RIE						:					
2563		CP3	044	0A3	101	CONT	IOI CONTAINS ZEROS	ZEROS				
4962				(
7262	214	3	101	Ž,	ZEKUS							
7,000		ב א מיני מיני	049	140	101		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	IUI CUNIAINS SIGN, BZ				
7007	-	CHECK 101	707	Ž.	316N, BZ							, ,s+
2570	516	. "						4				
2571		CP3	0 A 4	043	101	IOI CONTAINS		813				
2572												
2573												
2574	P10	CHECKS IOI FOR	0 I S	1 F0\$	618 ×							
6767												
25/6	7	CP3	UA3		101		IUI CUNIAINS ZEKUS	ZERUS				
7600												

Figure 7-27. Self-Check Tape Instructions (Sheet 37)

Tape Count C

Figure 7-27. Self-Check Tape Instructions (Sheet 38)

```
END OF PRIOT AND GSNOT TESTS
                                                                                                                                                                                                                                                                                                                                                                                              FAADRENOT, SNOT, 4NOT, 3, 2NOT, 1NOT DSI DS2 DS3 DS4 FAADRENOT, SNOT, 4NOT, 3, 2, 1 DSI DA9 TO DA1 FAADRENOT, 5, 4NOT, 3, 2NOT, 1 DSI END OF PBNOT
                                                                                                                                                                                                                                                                                                                                 AL GSNOT ERROR LOAD DL WITH SIGN
Indication
                                                                                   IAADR6,5,4NCT,3,2NOT,1NOT
LOAD DL WITH ONES
                                                                                                                           TAADR6,5NOT,4,3,2NOT,1NOT
                                                                                                      PIO LOAD IOI WITH ONES
CIOCOI, COC LOAD IOZ WITH ONES
                                                                                                                                                            CIG002,0C6 CLEAR 101 AND 102
                                                              CHECK 101 FOR ZEROS
                                                                                                                                                                                                                                                                                                                                                                LOAD IOI WITH SIGN
                                                                                                                                                                                                                                                                                                                                                                           CHECK IOI FOR SIGN
                                                                                                                                                                                                     A1 G5 NOT ERROR
                                                                                                                                                                                                                                                                   A1 PBNOT ERROR
                                                                                                                                                                                                                                                                                                             A3 PBNOT ERROR
                                                                                                                                                                                                                                               A3 GSNCT ERROR
                                                                                                                                                                                                                                                                                        A2 PBNOT ERROR
                                                                                                                                                                                                                          AZ GSNOT ERROR
                                                                                                                                                                                                                                                                                                                                                                                    CLEAR PIO ADR
                                                                                                                                       CLEAR DL
                                                                                                                                                                                 e SE
                                                                                                                                                                                                                                                                                                                                CBS1, LDLC3
Word Operation
                                                                                                                                                                                 CBS123
                                                                                                                                       LDLC3
                                                                                                                             661 FP10
                                                                                                                                                                                                                                                                                                            CPS3
                                                                                                                                                                                                     CBS1
                                                                                                                                                                                                                         CBS2
                                                                                                                                                                                                                                               CB 83
                                                                                                                                                                                                                                                                   CPS1
                                                                                                                                                                                                                                                                                        CPS2
                                                                        $16
                                                                                                                                                                                                                                                                                                                                            SSL
                                                                                                                                                                                                                                    SSL
                                                                                                                                                                                                                                                         SSL
                                                                                                                                                                                                                                                                              SSL
                                                                                                                                                                                                                                                                                                  SSL
                                                                                                                                                                                                                SSL
           Count
                                                              2653
                                                                                                                                                 699
                                                                                                                                                                                                                                                                                                                                           2705
                                                                        2654
                                                                                             2656
                                                                                                       7695
                                                                                                                  2660
                                                                                                                                                                      665
                                                                                                                                                                                                                                                                                                                      2703
                                                                                                                                                                                                                                                                                                                                                                          2710
                                                                                  2655
                                                                                                                                       299
                                                                                                                                                            664
                                                                                                                                                                                 999
                                                                                                                                                                                                     670
                                                                                                                                                                                                                                                        619
                                                                                                                                                                                                                                                                  9197
                                                                                                                                                                                                                                                                                       2700
                                                                                                                                                                                                                                                                                                                                2704
                                                                                                                                                                                                                                                                                                                                                      2706
                                                                                                                                                                                                                                                                                                                                                                2707
                                                                                                                                                                                                                                                                                                                                                                                    2711
                                                                                                                                                                                           199
                                                                                                                                                                                                                                   613
                                                                                                                                                                                                                                              419
                                                                                                                                                                                                                                                                             2677
                                                                                                                                                                                                                                                                                                  2701
                                                                                                                                                                                                                                                                                                            2702
                                                                                                                                                                                                                                                                                                                                                                                                                              2715
                                          2651
                                                   2652
                                                                                                                                                                                                                                                                                                                                                                                                         2713
                                                                                                                                                                                                               671
                                                                                                                                                                                                                         672
                                                                                                                                                                                                                                                                                                                                                                                               2712
```

Tape

Self-Check Tape Instructions (Sheet 39)

Figure 7-27.

```
SEQUENCE BIT PROGRAMMED IN TRCBS THC ADVANCES TWO COUNTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                          THE FOLLOWING COMMAND AND COMPUTER LAMPS ARE LIT ON THE MEMORY LOAD AND DATA DISPLAY PANEL COMPAND
                                                                                                                                                                                                                                                                                                                                                                         DL CONTAINS ZERUS
                                                 DL CONTAINS ZEROS
                                                                                                                                                                                                                                                                                  END OF LOADING DL TESTS
                                                                                                                                                                                                              IOI CONTAINS SIGN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   COMPUTER
ISX
Indication
                                                                                                DL CONTAINS 825
                                                                                                                                                            CHECK ICI FOR 823
CA9 S DL CONTAINS 823
                                                                                                                                                                                                                                                                                                                                        PARITY OF CB3 15 EVEN
                                                                                                                                                                                                                                                                                                                                                                       TPE PARITY OF C84 IS EVEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                TAPE READER STOPS
                                                                                                                                     DL CONTAINS 823
                                                                                                                                                                                                                                                                                                                                                                                                                    CHECK, TOT FOR ONES
                                                            LOAD IOI WITH ZEROS CHECK IOI FOR ZEROS
                                                                                                                                                                                                                        CHECK IOI FOR SIGN
                                                                                                                                                                                                                                                                                                                                                                                               IOI CONTAINS ZEROS
                                                                                                                        CHECK 101 FOR 825
                                                                                                                                              .CAD 101 WITH 823
                                                                                                                                                                                    LOAD LOT WITH 823
                                                                                                          101 WITH 825
                                                                                                                                                                                                 CHECK ID1 FOR 823
                                                                                                                                                                                                             PIO DAS DAS
                                                                                                                                                                                                                                                                                                                                                                                                                                   DAD DL WITH IMI
                                                                                                                                                                                                                                                0P4 0P3 0P2 0A4
                                                                                                                                                                                                                                                                                    CLEAR IOI
                                     CLEAR DI
                                                                                                                                                                                                                                                                                                                                                TPE
                                                                                                                                                                                                                                                                                                            SEI
Word Operation
                                                                                                                                      SHFC1 , SHF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       motorday 5 b.
                                    2716 LDLC3
                                                                                                                                                                                                                                                                        LOLC3
                                                                                                                                                                                                                                                                                                                                   746 SSL
                                                                                                            P 10
                                                                                                                        P10
               Count
                                                                                                                                                                                                                                                                                               2743
                                                                                                                                                                                                                                                                                                                                               2747
                                                             2720
                                                                                                             724
                                                                                                                                                                                    2732
                                                                                                                                                                                                                                                                                                            2745
                                                                                                                                                                                                                                                                                                                                                           2750
                                                                                                                                                                                                                                                                                                                                                                                              2753
                                                                         2721
                                                                                                                                                727
                                                                                                                                                                                                                        135
                                                                                                                                                                                                                                   136
                                                                                                                                                                                                                                                                                    142
                                                                                                                                                                                                                                                                                                                                                                                 2752
                                                                                                                                                                                                             734
                                                                                                                                                                                                                                                                        141
                                                                                                                                                                         121
```

Figure 7-27. Self-Check Tape Instructions (Sheet 40)

peration	DP2 DP4 DP4 I Sx SYLO DSX SIGN	ALL OTHER COMMAND AND COMPUTER LAMPS ARE OUT LAMPS OTHER THAN COMMAND AND COMPUTER LAMPS MAY OR MAY NOT BE LIT THE SERIAL PARITY ERROR LAMP ON THE INTERFACE EXERCISER PANEL IS LIT. ALL OTHER ERROR LAMPS ARE OUT. OTHER LAMPS ON THE INTERFACE EXERCISER PANEL MAY OR MAYNOT BE LIT THE FOLLOWING LAMPS ARE LIT ON THE TAPE READER PANEL AUTO AUTO ML	D R OR SEL ADR R LAMPS ON THE TAPE READER PA TAPE START P/B TAPE READER ERROR RESET P/B ERROR LAMP	APE PS	DPERATE TAPE START P/B TAPE ADVANCES TO 02761 SSMBR TRS ERRORS ONLY TAPE READER STOPS COMPUTER IMI LAMP IS LIT DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B ERROR LAMPS GO GUT OPERATE TAPE START P/B TAPE ADVANCES TO 02762 SSMOR TRS ERRORS ONLY TAPE READER STOPS COMPUTER IMI LAMP IS LIT	OPERATE ERROR RESET P/B FRROR LAMPS GO OUT
Tape Word Operation Count				2760	2761	

Figure 7-27. Self-Check Tape Instructions (Sheet 41)

e d Operation nt	OPERATE TAPE START P/B TAPE ADVANCES TO C2763 101 ERROR ONLY TAPE READER STOPS DISREGARD ALL OTHER LIGHTS OPERATE ERROR RESET P/B ERROR LAMP GUES OUT OPERATE TAPE START P/B TAPE ADVANCES TO 02764 102 ERROR ONLY TAPE READER STOPS OPERATE ERROR RESET P/B ERROR LAMP GOES OUT	LOLC3 CLEAR DL TRS SER ERRORS ONLY TAPE R DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B MAIC4 AI3 SER ERRORS ONLY TAPE R OPERATE ERRORS ONLY TAPE R	LOLC3 LOADS-DL-WITH IM1,DM1 TRS PAR SSMBR HOPC1 ERROR COMPUTER DM1 LAMP IS ON DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B TRS-PAR SSMBR HOPC1 ERROR ONLY SYLO AND SX LAMPS AR DISREGARD ALL OTHER LAMPS	OPERATE TAPE START P/B FARUN LAMPS SU DUI OPERATE TAPE START P/B TAPE AUVANCES TO 02773 SSMSC SSMDR SSMBR HOPCI TRS SER ERROR ONLY TAPE READER STOR ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY OPERATE ERROR RESET P/B ERROR LAMPS GO OUT CPERATE TAPE START P/B TAPE ADVANCES TO 02774 SSMSC HOPCI ERRORS ONLY TAPE READER STOPS ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B ERROR LAMPS GO OUT
Tape Word Count	2763	2766	2775	2773

Figure 7-27. Self-Check Tape Instructions (Sheet 42)

Chicago

Indication

Tape Word Operation Count

Figure 7-27. Self-Check Tape Instructions (Sheet 43)

Figure 7-27. Self-Check Tape Instructions (Sheet 44)

c		V13		71		į	61 0						
Indication	٠.					,		V16	717	V16	V F 7	V T 8	V 16
Indi	DIODES	0 041		0 0A1			0 4 01	Al v	A1	A2	A 2	A 2	A3
		0 A 9 TO		049 10			0 4 9 10	RS	SAS	CKS	RS	CKS	ERRORS
.*	SCIËC			8		•	,	ERRORS	ERRORS		ERRORS		
	CHECK OF	8	x	80	& D	;	x .		AOC	>	AOC	VOTER	AOC
		0	~	DL . ERROR	DZ.	Δ.	OC ERROR ERROR	DL AND	AND		AND	A NC	ANC
	END OF	EAR I	⋖	CLEAR (ل ▼	ш	ں ▼	CLEAR I	A A C C	END OF A1 AUC	2 A C C	A3 AGC END CF	1 AUC
tion	ົ້ນ	רך אייני אייני	¥ ¥	2 V	A A	5	A D	CL A1			ď	Αü	
Operation	R I E	LDLC3 RT6 CAL1	CAL3 SIE CAL1 SSI	0 - 4	CALI SIE CAL2	SSC LDLC3 RIE	CAL3 SIE CAL3	LDLC3 CAL32 SSL	CAL31 SSL	SSL CAL32	SSL CAL31		CAL32
Tape Word Count		3050					3067 3070 3071 3071	-	3076	3101	_	3106 3107	_
	נא ויז נא	*** *** ***	יים ניו ניו		יוניו ניח ניח	ו ניז ניז ני	,, , , ,, ,, ,,	, ,,, ,,, ,,,		. 417 173	1-1 tri N	. (*) (*)	

Figure 7-27. Self-Check Tape Instructions (Sheet 45)

Indication	V17	818		716	717	•	V18		VT6	. !	/ 1 /		V18		716		VT.7		V18		716	,		VT8) -	VT6		717	•	V T 8		VT6		717		V18	
Indi	A 3	A3		A4	7	E	44		A 5	•	Αγ		A S		A 6		A 6		A 6		A 7		\ V	47		A 8		A 8		A 8		6 V		6V		V	
	ERRORS	ERRORS	CHECKS	ERRORS	Sanaas		ERRORS	CHEC	ERRORS		ERRORS	1		CHECKS	ERRORS		ERRORS				ERRORS		EKKUKS		R CHECKS	ERRORS		ERRORS		ERRORS	CHECKS	ERRORS		ERRORS	1	ERRORS	
	AOC	AOC	VOTER	AOC	A 0C	2	AOC	•	AOC	9	AUC	•	AOC	OTER	AOC	,	AOC		AOC	VUIER	AOC		AUC	JUV.	VOTER	AOC		AOC		AOC 6	OTER	AOC		AOC		AOC	
	AND	AND	6	AND	ON		AND	A 4	AND		AND			A 5 <	QN V		S S S			ا م	A NO		ANG	2	A7.			AND		AND	00	AND		AND		ANO	
	AOC	AOC		AOC	Anc		AOC		AOC		AUC		•		AOC		AOC		<		AOC		ر ا	704	֓֞֜֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֡֓֓֓֡֓֡֓	◂		AUC		⋖	0F	•		AOC		AOC	
uo	A2	A3		Al	A 2		A3	END	V		A 2		A 3		Al		A 2		A3	END	Al		7	V 4		A	ı	AZ		A3	END	V		A2		A 3	
Operation ;	CAL31	SSL CAL21	SL	CAL32	SSL	2 5	CAL21	S	CAL32	SSL	CAL31	55L	CALZI	SSL		SSL	CAL31	256	CAL21	55L	CAL32	;	CALSI	55L	551	CAL32	155	CAL31	755	CAL21	SSL	CAL32	S	CAL31		CAL21	
Tape Word Count	3112		3115			1 ~	12	12	12	3125	7	3127	<u> </u>	13	3132	2	Ě	13		5	3140	ì,	†	7 7	4	4	3147	3150	3151	15	-	3154	15	15	3157	91	

Figure 7-27. Self-Check Tape Instructions (Sheet 46)

```
LOAD DL WITH DS1,2,3,4,151,2,3,4,0M2,3,1M2,3,SYL1,1DX,DDX
                                                                                                                                                                                                                                                                                                             HOPC1 VT5
                                                                                                                                                                                                                                                                                                                                                                                HOPC1 VT6
                                                                                                                                                                                                                                                                                                                                                                                                                                        HOPCI VI7
                                                                                                                                                                                               HOPC1 VT3
                                                                                                                                                                                                                                                      HOPCI VI4
                                                                                                                                                                        CP4 FG OP1 VT8 END OF OP CODE VOTER TESTS LCAD DL WITH DS1, DS2, DS3, IS1, IS2, IS3
                                                                                                                                                                                                                                                                                                                                                                               FPIO, CSVE32 AI HOPCI AND OTHER AI VOTER ERRORS
                                                                                                                                                                                                                                                                                                                                                                                                                                     3224 FPIO.CSVE31 AZ HOPCI AND OTHER AZ VOTER ERRORS
3225 SIE
                                                                                                                                                                                              FPIO, CSVEL AL HOPCL AND OTHER AL VOTER ERRORS
                                                                                                                                                                                                                                                                                                           FPIO, CSVE3 A3 HOPCL AND OTHER A1 VOTER ERRORS
                                                                                                                                                                                                                                                     FPIO, CSVEZ AZ HOPCI AND OTHER AI VOTER ERRORS
Indication
                                    END OF A9 VOTER CHECKS
                                                                                                                                                                                                                                                                                                                                                                                                       SSMBR TRS ERRORS
                                                                                                                                                                                                                                                                                                                                                                                                                                                               SSMBR IRS ERRORS
                                                                                                                                                                                                                                                                             SSMBR TRS ERRORS
                                                                                                                                                                                                                     SSMBR TRS ERRORS
                                                                                                                                                                                                                                                                                                                                    SSMBR TRS ERROR
                                                                                                                                                    CP4 TO CP1
                                                                     TC 0P3
TO 0P3
                                                                                             ro 0P3
                                                                                                                                                              CP4 TO 0P1
                                                                                                                             V15
                                                                                                       VT3
                                                                                                                  V14
                                                                                                                                        CLEAR DL
                                                                                                                              0.04
                                                                                                        CP4
                                                                                             CP1
                                                                                                                   CP4
   Word Operation
                                                                                                                                                                                                                     3202 SSL
3203 RIE
3204 FPIO,C:
3205 SIE
3206 SIE
3210 RIE
3211 FPIO,C:
3212 SIE
3214 SSL
3215 LDLC3
3215 RIE
3217 FPIO,C:
                                                                                                                                         LDLC3
                                                                                                                                                                                     LOLC3
                                                                                                                                                   C0P32
                                                                                                                                                              C0P31
                                                                                                                                                                           C0P21
                                                                                            C093
                                                                                                                             C0P3
                                                                                                                  COP2
                                                                                  COP2
                                                                      COP1
                                                                                                        COPL
                                                                                                                                                                                                            SIE
                                                                                                                                                                                                                                                                                                                                                                                             3220
                Count
                                                                                 3165
                                                                                                                 3170
                                                                                                                             3171
                                                                                                                                                   3173
                                                                                                                                                                         3175
                                                                                                                                                                                              3177
                                     3161
                                                                                             3166
                                                                                                       3167
                                                                                                                                                               3174
                                                                                                                                                                                     3176
                                                                                                                                                                                                                                                                                                                                                                                                         3221
3222
                                                                                                                                                                                                                                                                                                                                                                                                                              3223
                                                3162
                                                            3163
                                                                                                                                         3172
                                                                        3164
```

Figure 7-27. Self-Check Tape Instructions (Sheet 47)

CIG001,006 LOAD IO2 WITH 83,4,8,9

CLEAR DL

LDLC3

3241

3237 3240

END OF HOPCI VOTER CHECKS LOAD DL WITH 83,4,8,9 LOAD ICI WITH 83,4,8,9

LOLC3

3235

MR1 VT3 MRI VT4 MR1 VT5 MR1 VT6 IN1 CONTAINS 83,4,8,9 IOI CONTAINS B3,4,8,9 IO1 CONTAINS 83,4,8,9 RIE FPIO+CSVE32 Al VOTER ERRORS IOI CONTAINS B3 TO B9 FPIO CHECK IOI FOR B3 TO B9 SSMSC TRS ERRORS CHECK IOI FOR 83,4,8,9 SSMSC TRS ERRORS FPIO.CSVE2 A2 VOTER ERRORS I FPIO CHECK IOI FOR B3,4,8,9 SSMSC TRS ERRORS CHECK IOI FOR 83,4,8,9 SSMSC TRS ERRORS FPIO, CSVEL AL VOTER ERRORS FPIO.CSVE3 A3 VOTER ERRORS 3243 FP10 FP 10 FP 10 RIE 3245 SSL 3250 3255 3242 3246 3247 3252 3253 3254 3257 3260 3261 3244 3251 3256 3262

MRI VI7 101 CONTAINS 83 TO 89 CHECKS 101 FOR 83 TO 89 FPIO.CSVE31 A2 VOTER ERRORS SSMSC TRS ERRORS 3267 FP10 SSL 3266 327.1

SSL

3263 3264 3265

FPIO, CSVE21 A3 VOTER ERRORS. IOI CONTAINS B3 TO 89 CHECK IOI FOR B3 TO B9 SSMSC TRS ERRORS

MRI VT8

Self-Check Tape Instructions (Sheet 48) Figure 7-27.

Figure 7-27. Self-Check Tape Instructions (Sheet 49)

3343 C10006,041 102 CONTAINS 818,19

Self-Check Tape Instructions (Sheet 50)

Figure 7-27.

Figure 7-27. Self-Check Tape Instructions (Sheet 52)

```
TO 03770
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 CPERATE CP/TP P/B OP PORTION OF SWITCH LIGHTS CPERATE ERROR RESET P/B ERROR LAMP GOES OUT CPERATE TAPE START P/B TAPE ADVANCES TO 0371 LCAD OL WITH BI3
Indication
                                                                                                                                                                                                                                                                                                  3547 CI0006,041 102 CONTAINS SIGN, B1, 2, 16, 19
                                                    A1 TLC ERRORS
                                                                  CI0006,041 ID2 CONTAINS SIGN, B1, 2, 18, 19
                                                                                                                                                                   PEA, PEB, PEL2 EAM EBM TLC AZ TLC ERRORS
                                                                                                                                                                                   C10006,041 102 CONTAINS SIGN, 81, 2, 17, 19
                                                                                                                                                                                                                                                                                   3546 PEA, PEB, PEL3 EAM EBM TLC A3 TLC ERRORS
                                                                                                                                                                                                                                                                                                                    CHECK ICZ FOR SIGN. 81,2,16,19
                                                                                   CHECK 102 FOR SIGN, 81, 2, 18, 19
                                                                                                                                                                                                   CHECK 102 FOR SIGN, 81, 2, 17, 19
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  LOAD SSC 102 CONTAINS ZEROS CHECK 102 FOR ZEROS SPE TAPE READER STOPS
                                                                                                                                                                                                                                                                                                                                                                                                                                                  LCAD MLC 102 CONTAINS ZEROS
CHECK 102 FOR ZEROS
                                                                                                                                                                                                                                                                                                                                                                                    END OF EAM EBM TLC TESTS
                                                                                                                                                                                                                                                                                                                                                                                                                    3556 CIG002, CC6 CLEAR IO1 AND 102
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PIO 102 CONTAINS SIGN
C10002,021 101 CONTAINS. B13
                                                    3530 PEA, PEB, PELL EAM EBM TLC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CHECK 101 FOR 813
                                                                                                                                                                                                                                                                                                                                                                                                                                   LOAD DL WITH 825
                                                                                                                                                                                                                                    SSMSC TRS ERRORS
                                                                                                                                                                                                                                                                                                                                                       SSMSC TRS ERRORS
                                                                                                                     SSMSC TRS ERROR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     CLEAR IC2
                                                                                                                                                                                                                                                                                                                                                                                                     CLEAR DL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CLEAR DL
Word Operation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      3565 LDLC3
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDLC3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3571 LOLC3
                                                                                                                                                                                                                                                                                                                                                                                                     LDLC3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     014
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   014
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    DI d
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3570 PIO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     P 10
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      016
                                                                                                                                                                                                    PI0
                                                                                                                                                                                                                                                                                                                   3550 PIO
                                                                                                                                                                                                                                                                                                                                                                                                                                                     3560 PIO
                                                                                                                                                   3536 RIE
                                                                                                                                   3535 SSL
                                                                                                                                                                                                                                                   3544 SSL
                                                                                                                                                                                                                                                                                                                                                                                                   3555
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   3563
                    Count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      3567
                                                                                                                                                                                   3540
                                                                                                                                                                                                                   3542
                                                                                                                                                                                                                                                                                                                                                                    3553
                                                                                                                                                                                                                                                                                                                                                                                                                                   3557
                                                                                                   3533
                                                                                                                                                                   3537
                                                                                                                                                                                                                                                                   3545
                                                                                                                                                                                                                                                                                                                                    3551·
                                                                                                                                                                                                                                                                                                                                                                                    3554
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   3561
                                                                                   3532
                                                                                                                  3534
                                                                                                                                                                                                                                                                                                                                                    3552
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      3562
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3566
                                                                                                                                                                                                   1568
                                                                                                                                                                                                                                    1543
```

Figure 7-27. Self-Check Tape Instructions (Sheet 53)

Figure 7-27. Self-Check Tape Instructions (Sheet 54)

Figure 7-27. Self-Check Tape Instructions (Sheet 55)

SSC CONTAINS B13

IOI CONTAINS BI3

Figure 7-27. Self-Check Tape Instructions (Sheet 56)

Indication

Word Operation

Tape

Count

Figure 7-27. Self-Check Tape Instructions (Sheet 57)

CONTROLS	TAPE STOP, AUTOMATIC REWIND IF NO ERRORS VERIFY ONLY MODE INHIBIT SCRATCHPAD LOCATIONS SAMPLE PIO ADDRESS REGISTER SET TAADR6 LATCH		ERROR MODE SAMPLE STOP LATCH RESET INVERT ERROR RESET INVERT ERROR SET INVERT ERROR ALL ADDRESS LINES=0 A1A1 TO A1A9=0 A2A1 TO A2A9 AND A1A1 TO A1A9=0 A3A1 TO A3A9 AND A1A1 TO A1A9=0
CON	VERIFY	TROAT TROAT TROAS TROSS TROSS TROSS TROSS, SCGS TROSS, SCGS TROSS, SCGS	INVERT ERR INVERT ERR SIGN 81. 83
TAADR 654321	X000C1 X0CC1C 000C10 00CC1C		X 10000 X 10000 X 10000 X 10000 X 10000 X 10000 X 10000
			is the second of

Figure 7-28. Self-Check Tape Instruction and Operation Codes (Sheet 1 of 3)

FUNCTION	READ RTC LOAD SSC DEAD TO SEAD MIC THE OB		READ SSC	RESET DISAGREGATENT ERRORS READ DIA INFORMATION FROM HIGHORY	: =	READ DISAGREEMENT ERRORS	SM AND IA F	ASTRUCTION FROM	FEARNEL IS CAUS	CHANNEL 2. 1=0.	CHANNEL 2, 1=1, 3	CHANNEL 3, 1=1,	ECT CHANNEL3, 1=0, 2	SET GC CST		SET GC HLT.	GC HET	UNLOCK HISTORY LINES	Z	RESET INTC														A10P1 TO A10P4=1	odes (Sheet 2)
CONTROLS	886	680	810	811 812	H13	B14	B15	018	770	O 0**	820	B21	822	823	824	825	150	0.52	053						, ,		ĵ							TROAI	Self-Check Tape Instruction and Operation Codes (Sheet 2)
TAADR CODE 654321 0	x10000	x10000	X100C0	x10000 x10000	X1000C	X1000C	X1000C	3000 LX	7000Cx	20001X	XIOCCC	x1000c	x1000C	00001x	20201x	20001x	20221X	10126 x1000C		747			SUB XIGGIC	VIOLUTE ATOLOGY	AND X1011C					×	4I XIIIOC			IIXXXX	lf-Check Tape Ins
	332	55	ວ :	33	55	<u>ت</u>	๋	32	35	33	55	5	ਹ :	3	5	3;	5	ี	<u>ت</u> ت	<u>:</u> د	I.	Ade		5 6	A	MOM.	TRA	X	0 d	23	IXL	or :	5 5	COP	Figure 7-28. Se

III-7-253

HOTHOME	FUNCTION		TO A30P4=1	BEGINNING OF TAPE. TAPE STOPS														TAADR6	SERIAL PARITY ERROR	-			A1, A2, A3P10=1			_	-	A3 AND	A 3	LINES A3, A2, AND A1=1		HOPC1				DELAY LINE ONCE DURRING CYCI	ONCE DURRING		LINE DURRING CYC3	
SIOSENOO		A20P1	A30P1	SE MODE MARK	TRCAS	TROA4	TROA3	TRGAZ	TRCAI	TRDS1	TROS2	TRDS3	TRDS4	TROA9	TROAB	TROAT	TROA6	RESET	FORCE	TRDS1 AIPIO=1		TRDS3 A3PIO=1	TRDS1, TRDS2, TRDS3 A1, A2,	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL		ARE TRS, A13,	MRI INTO DD	ADS MD7 INTO DD REGISTER	ONS	SHIFT CONTENTS OF	SHIFT CONTENTS OF	8 LOAD DIN INTO DELAY LINE	LOAD DIN INTO	A13=1 DURRING
TAADR 654391	170100	11XXXX	11XXXX	X11111	10001	10001	10001	10001	10001	10001	10001	10001	10001	10001	10001	10001	10001	X0C10C	100101	101XXX	101XXX	101XXX	101 XXX	10101	10101	10101	101100	101101	101110	101111		AL	V	DIE AB LOADS	INSTRUCTIONS	TROA9 TROA6	TROA9 TROA5	TROA9 TROA8		TROA9 TROA4
CODE		COP2	C0P3	LFE	EP 1	EP2	Eb3	EP4	EP 5	EP.6	EP 7	EP8	EP.9	EP10	EP11	EP 12	EP13	RT6	FPE	FPIOI	FP 102	FP 103	FP 10	CSVE1	C SVE 2	CSVE12	CSVE3	CSVE31	CSVE32	CSVE 321	2		2	•	SPEC IAL	SHFC 1	SHFC 2	rorcs	LDLC 3	MA1C4

Figure 7-28. Self-Check Tape Instruction and Operation Codes (Sheet 3)

SECTION VIII

TROUBLE ISOLATION

8-1. GENERAL.

- 8-2. Malfunctions of the LVDCME will be discovered either during calibrations or when the computer is under test. When a malfunction is discovered the calibration procedures outlined in Section VII should be performed to localize the malfunction to a particular functional area of the LVDCME.
- 8-3. When the malfunctioning functional area of the LVDCME has been determined, analyze the circuit(s) with the aid of the LVDCME Second Level Logic Diagrams in Section X and the descriptions of the circuit(s) in Section II. Reference is made from the second level logic diagrams to the Automated Logic Diagrams (ALD's). The ALD's, in turn, show the point to point wiring of the gate assemblies from which circuit points may be determined for testing signal levels.

8-4. PROBING CIRCUIT POINTS.

8-5. Each pin of an SMS card can be probed from the wiring side of the gate assembly to observe the signal levels. When probing an SMS card pin, care should be taken in locating the correct pin. The logic blocks on the ALD's reference the card location and pins in the gate assembly. (Refer to Section X for the Automated Logic Diagram Format.) Figure 8-1 illustrates the wiring side of a gate assembly in its extended or open position and shows the arrangement of pin locations of the SMS cards (or receptacle).

8-6. TROUBLE SHOOTING SMS CARDS.

8-7. SMS cards, except for the special printed circuit board assemblies (figures 10-40 through 10-55), are considered nonreparable and should be replaced by a new card when a failure occurs. If a special printed circuit board assembly (card) is determined to be faulty, the card circuits should be checked to determine the defective component. To check the card circuits, remove the card from its receptacle (use SMS Card Puller, IBM part number 6072429); insert Card Extender, IBM part number 6072431 into the card receptacle; and insert the card into the Card Extender. With the aid of the card schematic diagrams (figures 10-40 through 10-55), the defective card component can be determined. The card should then be repaired as described in Section IX.

8-8. SELF CHECK WIRED-IN PROGRAM.

8-9. A check of the data display portion of the LVDCME can be accomplished manually. A self-check wired-in program (figure 8-2) cycles continuously in the MEM SIM mode except when the CST function is used. The program data can be displayed at any time by manually inserting into the switches compare information as shown in the desired step of the program listing. The compare information consists of the bits shown in the first nine columns of the program step (figure 8-2). The Self Check TRS, or Self Check AI3 DATA, or Self Check AI3-Instruction Address information that appears in the program listing is displayed in the data display register when the DISPLAY SELECT rotary switch (MEMORY LOAD AND DATA DISPLAY panel) is in the TRS, or AI3 DATA or AI3-IA position respectively.

8-10. With programming and use of front panel controls, indicators and self-check facilities, further isolation of LVDCME malfunctions is possible. Errors encountered during the program will be displayed in the respective ERRORS lamps on the INTERFACE EXERCISER panel.




Figure 8-1. SMS Card Location and Pin Arrangement In Gate Assemblies

Instruction	Instruction Address	Instruction Module	Syllable	Instruction Duplex	Instruction Sector	n Da Mod	ta Data Duple		Data ector
	,	3 2 1		ļ	4 3 2	1 3 2	1	4 - 3	3 2
HOP TRA HOP TRA HOP TRA SUB PIO MPH RSU TNZ TMI HOP TRA DIV STO HOP PIO TNZ	0 0 0 0 0 0 0 1 0 0 2 0 0 3 0 0 4 0 0 5 0 0 6 0 0 7 0 1 0 0 1 1 0 0 1 2 0 1 3 0 1 4 0 1 5 0 1 6 0 1 7 0 2 0 0 2 1 0 2 2 0 2 3	×			×	×	× × ×	>	
HOP PIO AND SHF MPY STO TNZ TMI HOP PIO ADD CLA HOP TRA HOP	0 2 4 0 2 5 0 2 6 0 2 7 0 3 0 0 3 1 0 3 2 0 3 3 0 3 4 0 3 5 0 3 6 0 3 7 0 4 0 0 4 1 0 4 2 0 4 3	×			× × × × ×	×	×	-	
HOP TRA SUB PIO MPH RSU TNZ TMI HOP TRA DIV STO HOP PIO TNZ TMI HOP	0 4 4 0 4 5 0 4 6 0 4 7 0 5 0 0 5 1 0 5 2 0 5 3 0 5 4 0 5 5 0 5 6 0 5 7 0 6 0 0 6 1 0 6 2 0 6 3 0 6 5				x x	× × × × × × × × × × × × × × × × × × ×			

Figure 8-2. Self Check Wired In Program Listing (Sheet 1 of 5)

Description Description	AND SHF MPY STO TNZ TMI HOP PIO ADD CLA HOP TRA HOP TRA SUB PIO MPH RSU TNZ TMI HOP TRA DIV STO HOP PIO AND SHF MPY STO TNZ TMI HOP PIO AND SHF MPY STO TNZ TMI HOP PIO AND SHF MPY STO TNZ TMI HOP PIO ADD CLA HOP TRA SUB PIO ADD CLA HOP TRA SUB PIO TNZ TMI HOP TRA TNZ TMI HOP TRA TNZ TMI HOP TRA TNZ TMI TNZ TMI	Instruction	
Entertrein Syllade Displayer Displ	0 6 7 0 0 7 1 0 7 2 0 7 3 3 0 7 7 5 6 0 7 7 7 1 0 0 1 1 1 0 2 1 0 0 3 1 0 0 5 6 1 0 0 7 1 1 1 1 1 1 1 2 1 1 1 3 1 1 1 5 1 1 1 2 2 1 1 2 2 3 1 2 2 5 1 2 2 6 1 2 2 7 1 3 3 2 1 3 3 4 5 1 3 3 5 6 1 3 3 7 1 1 4 4 5 6 1 4 7 1 1 5 1 1 1 5 2 1 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 2 1 1 5 1 1 5 2 1 1 5 1 1 5 2 1 1 5 1 1 5 2 1 1 5 1 1 5 2 1 1 5 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1 1 1 5 1		
Syliable Desirection Plane Section	x	Module	Instruction
Notification Display	x	Syllable	
Data Section Model Paper			
A	×	5	Ins
1500 Data Paper	×	Secto	struc
Data Dulte Para Data Para Para Dulte Para Self Cheek Al3 Self or Al3 Dulte Para Self Cheek Al3 Self or Al3 Dulte Para Al3 Dulte Para Al3 Dulte Para Al3 Dulte Para Al3 Al4	× × × ×	r	tion
Data Date Date	×	Мо	
Darbet	× × × × × ×	dule	
Data Sector Al3	× × × ×		_
Self Check A13 2 1 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 A9-A7 A8-A4 A3-A1 0		Se	D
Self Check		ctor	ata
Self Check Al33 Self Check Al33 Self Check Al34 Self Check Al36 Self Check Al36 Self Check Al36 Self Check Al36 Self Check Al36 Self Check Al36 Self Check Al36 Self Check TRS Self Check Al36 Acres Acre	× × × × × × × × × × × × × × × × × × ×	1 5	
Self Check AI3 L-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 S-2 3-4 A 3-A1 0 6 6 5 0 0 0 1 5 4 0 0 0 6 6 0 0 1 5 4 3 2 4 3 4 0 0 0 6 6 7 0 0 0 1 5 6 6 3 3 3 4 0 0 0 6 7 0 0 0 1 5 6 6 0 0 0 7 1 1 0 0 0 1 1 6 6 2 3 3 4 0 0 0 0 7 7 1 0 0 0 0 1 1 6 6 2 3 3 4 0 0 0 1 1 6 6 2 1 0 0 0 0 7 1 1 0 0 0 1 1 6 6 2 3 3 4 0 0 0 1 1 6 6 2 1 0 0 0 0 7 1 1 0 0 0 1 1 6 6 2 3 3 4 0 0 0 1 1 6 6 2 1 0 0 0 0 7 7 4 0 0 0 1 1 7 0 0 0 0 1 7 5 5 0 0 0 1 1 7 2 0 0 0 0 7 7 4 0 0 0 1 1 7 0 0 0 0 1 7 7 4 0 0 0 1 1 7 7 2 0 0 0 0 7 7 6 0 0 0 1 1 7 7 2 0 0 0 0 7 7 6 0 0 0 1 1 7 7 4 0 0 0 7 7 6 0 0 0 1 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 3 7 7 4 0 0 0 1 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 3 7 7 4 1 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 3 7 7 4 1 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 1 7 7 4 0 0 0 7 7 7 0 0 0 1 7 7 6 0 0 3 7 7 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		S-2 3	
Self Check	000000000111111111111111111111111111111	- 3-5	
AI3 AI3 AI3 AI4 AI5-17 18-20 21-23 24-26	66677777777000000011111111222222222222555	6-8 9-	
Self Check Al3 Instruction Address 12-14 15-17 18-20 21-23 24-26	6701234567012345670123456701234567012345670123456701	-11	
TRS 15-17 18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 A9-A7 A6-A4 A3-A1		Α	Self (
18-20 21-23 24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 A9-A7 A6-A4 A3-A1 1		13	 Check
Self Check TRS	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	18-20	
24-26 S-2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26 A9-A7 A6-A4 A3-A1	55666677770000111122222333334444555556666777770000111122	21-23	
Self Check	4 6 0 2 4 6 0	3 24-26	
Self Check TRS 2 3-5 6-8 9-11 12-14 15-17 18-20 21-23 24-26		S-2	
Self Check TRS 6-8 9-11 12-14 15-17 18-20 21-23 24-26	•	2 3-5	
Self Check TRS	6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	6-8	-
Self Check TRS	70123456701234567012345670123456701	9-11	
RS 15-17 18-20 21-23 24-26 A9-A7 A6-A4 A3-A1		T	Self
AI3 Instruction Address 18-20 21-23 24-26		RS	Check
A13 Instruction Address 21-23 24-26	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	18-20	
A13 Instruction Address 3 24-26	5 6 6 6 6 7 7 7 7 0 0 0 0 0 1 1 1 1 2 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 6 7 7 7 7 0 0 0 0 1 1 1 1 1 2 2 2 2	21-2	
AI3 Instruction Address A9-A7 A6-A4 A3-A1 3 2 4 3 3 0 3 4 0 3 4 4 3 5 0 3 5 4 3 6 0 3 6 4 3 7 0 3 7 4 4 0 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 0 4 1 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 5 0 0 6 0 0 7 0 7 0 7 0 7 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8	6024602460246024602460246024602460246024	3 24-26	
AI3 struction Address A6-A4 A3-A1 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 0 0 4 1 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 4 0 4 4 5 0 5 4 6 0 6 4 7 0 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 4 0 4 4 6 0 6 0 6 4 7 0 7 0 7 4 0 0 0 4 1 0 1 4 2 0 2 4 3 0 3 4 4 0 4 4 4 0 4 4 6 0 6 0 6 0 6 4 7 0 7 0 7 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0 8	333333333344444444444444444445555555555		S
A3-A1 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4	3344556677001122334455667700112233445566770011223344	struction Address	elf Checl
	0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4		k

Figure 8-2. Self Check Wired In Program Listing (Sheet 2)

Instruction	Instruction Address	Instruction Module	Syllable	Instruction Duplex		truction lector	on	Data Module	Data Duplex		Data Secto						Sel	f Che AI3	ck						<u>-</u> .		Self T	Check RS				In	elf Che AI3 structio	n
		3 2 1	<u></u>		4	3 2	1	3 2 1		4	4 3	2 1	S-2	3-5	6-8	9-11	12-1	4 15-	-17 1	18-20	21-23	24-26	S-2	3-5	6-8 9	9-11	12-14	15-17	18-20	21-23	24-26	A9-A7	A6-A4	A3-A1
HOP TRA DIV STO HOP PIO TNZ TMI HOP SHF MPY STO TNZ TMI HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA HOP TRA SUB PIO MPH SUB PIO MPH SUB SUB PIO MPH SUB TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI TO TNZ TMI HOP TRA HOP TRA HOP TRA SUB PIO MPH TRA SUB TO TNZ TMI TO TNZ TMI TO TNZ TMI TNZ TNZ TO TNZ TNZ TNZ TNZ TNZ TNZ TNZ TNZ TNZ TNZ	1 5 4 1 5 5 6 1 5 7 1 6 0 1 6 1 1 6 2 1 6 3 1 6 4 1 6 6 1 7 7 1 1 7 2 1 7 3 1 7 7 5 1 7 7 7 2 0 0 1 2 0 0 2 2 0 0 3 2 0 0 5 2 0 0 7 2 1 1 2 2 1 2 2 1 3 2 1 5 2 1 7	X X X X X X X X X X X X X X X X X X X	×	Duplex	4 × × ×	×	×	3 2 1 × × × × × ×		-	4 3	× × × × × × × × × × × × × × × × × × ×	S-2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3-5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2	5 6-8 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6				3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 3 3 3 3 4 4 4 4 4 5 5 5 5 6 6 6 6 6 7 7 7 7 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3	6 0 2 4 6 0 2		3-5 1	5 5 5 5 6 6 6 6 6 6 6 6 6 6 7 7 7 7 7 7	4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 7 0 1 2 3 4 5 6 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	12-14 0 0 0 0 0 0 0 0 0 0 0 0 0	15-17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	21-23 3 3 3 4 4 4 4 5 5 6 6 6 7 7 7 7 0 0 0 1 1 1 2 2 2 2 3 3 3 3 3	0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 0 2 4 6 6 6 0 2 4 6 6 6 0 2 4 6 6 6 6 6 0 2 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 7 6 6 6 7 6 6 6 7 7 6 7 7 7 7 8 7 7 7 7	A9-A7 66 66 77 77 77 77 77 77 77 77 70 00 00 00 00		A3-A1 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4
HOP PIO TNZ TMI HOP PIO AND SHF MPY STO TNZ TMI HOP PIO ADD CLA HOP TRA	2 2 0 2 2 1 2 2 2 2 2 3 2 2 4 2 2 5 2 2 6 2 2 7 2 3 1 2 3 2 2 3 3 2 3 4 2 3 5 2 3 6 2 3 7 2 4 0 2 4 1					× × × ×		×	* *		,	× *	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 3 3 3 3 3 3 4	7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0))	4 4 4 4 4 4 4 4 4 4 4 4 4 5	3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 0	6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 2 3 3 3 3 3 3 4 4	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7	0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	4 4 4 4 4 4 4 4 4 5 5	4 4 4 4 5 5 5 5 6 6 6 6 6 7 7 7 7 0 0	0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 4 6 0 2 2 2 4 6 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2	0 0 1 1 2 2 3 3 4 4 5 5 6 6 7 7	4 0 4 0 4 0 4 0 4 0 4 0 4

Figure 8-2. Self Check Wired In Program Listing (Sheet 3)

PIO AND SHF	PIO TNZ TMI HOP	TRA DIV STO HOP	TRA SUB PIO MPH RSU TNZ TMI HOP	CLA HOP TRA HOP TRA HOP	MPY STO TNZ TMI HOP PIO ADD	HOP PIO AND SHF	STO HOP PIO TNZ TMI	PIO MPH RSU TNZ TMI HOP TRA DIV	HOP TRA HOP TRA SUB		Instruction
3 2 5 3 2 6 3 2 7	3 2 1 3 2 2 3 2 3 3 2 4	3 1 5 3 1 6 3 1 7 3 2 0	3 0 5 3 0 6 3 0 7 3 1 0 3 1 1 3 1 2 3 1 3 3 1 4	2 7 7 3 0 0 3 0 1 3 0 2 3 0 3 3 0 4	2 7 0 2 7 1 2 7 2 2 7 3 2 7 4 2 7 5 2 7 6	2 6 3 2 6 4 2 6 5 2 6 6 2 6 7	2 5 7 2 6 0 2 6 1 2 6 2 2 6 3	2 4 7 2 5 0 2 5 1 2 5 2 2 5 3 2 5 4 2 5 5	2 4 2 2 4 3 2 4 4 2 4 5 2 4 6		Instruction Address
				×					×	3 2	Instructi Module
	\ \ \ \ \ \	×	×	×						ı	Sylla
											ble
			r								Instruction Duplex
	` . ×	×			× ×	××	× ×	×	×	4 3	Instru Sec
	×	^ ^	× ×	×	. × ×	×		× ×	×	21	
					×	* ×	×	×	×	3	
*	×	×	×		× ×	×	×.	×	_	2 1	ata dule
*	×			×	×	*		×	×		Data Duplex
										4 3	
*	×	×	×	× × ×	×	*	×	×	×	2	ata ctor
0	0	0	000000000000000000000000000000000000000	× 0	0 0 0	0	0 0		000000000000000000000000000000000000000	1 S-	
3 3	3 3 3	3 3 3	3 3 3 3 3	2 3 3 3	2 2 2 2 2	2 2	2 2	2 2 2 2 2 2	2 2 2 2	2 3-	
2 2	2 2 2 2 2	1 1 1 1	0 0 0 0 1 1 1	7 7 0 0 0	6 7 7 7 7 7	6 6 6 6	5 5 6 6	4 4 5 5 5 5 5 5 5 5 5	4 4 4 4	5 6-	
4 5 6	0 1 2 3	4 5 6 7	4 5 6 7 0 1 2 3	6 7 0 1 2 3	7 0 1 2 3 4 5	3 4 5 6	6 7 0 1	6 7 0 1 2 3 4 5	1 2 3 4 5	8 9-1	
0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0	0 0 0 0 0	0 0 0 0	1 12-	Se
· (((((Ì				4 15	lf Che AI3
0 0 0	0 0 0 0	0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	-17 1	eck
6 6 6	6 6 6	6 6 6	6 6 6 6 6 6	5 5 6 6 6	5 5 5 5 5 5 5 5	5 5 5 5	5 5 5 5	5 5 5 5 5 5 5 5 5 5 5	5 5 5 5	18-20	
5 5 5	4 4 4 4	3 3 3 3	1 1 1 2 2 2	7 7 0 0 0	5 6 6 6 7 7	4 4 5 5 5	3 3 4 4	1 1 2 2 2 2 2 3 3	0 0 0 1 1	21-23	
0 2 4	0 2 4 6	0 2 4 6	0 2 4 6 0 2 4 6	4 6 0 2 4	6 0 2 4 6 0 2	6 0 2 4	4 6 0 2	4 6 0 2 4 6 0 2	2 4 6 0 2	24-26	
0 0	0 0	0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0	0 0 0	0 0 0 0 0 0 0	0 0 0 0	S-2	
3 3 3	3 3 3 3	3 3 3	3 3 3 3 3 3 3	2 3 3 3 3	2 2 2 2 2 2 2	2 2 2 2 2	2 2 2 2	2 2 2 2 2 2 2 2	2 2 2 2 2	3-5	
2 2 2	2 2 2 2	1 1 1 2	0 0 0 1 1 1 1	7 0 0 0 0	7 7 7 7 7 7	6 6 6 6	5 6 6	4 5 5 5 5 5 5 5	4 4 4 4	6-8	
5 6 7	1 2 3 4	5 6 7 0	5 6 7 0 1 2 3 4	7 0 1 2 3 4	0 1 2 3 4 5 6	3 4 5 6 7	7 0 1 2	7 0 1 2 3 4 5 6	2 3 4 5 6	9-11	
0 0 0	0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0	0 0 0 0 0 0	0 0 0 0	12-14	Self T
0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0	15-17	Check RS
6 6 6	6 6 6	6 6 6	6 6 6 6 6 6	5 6 6 6 6	5 . 5 5 5 5 5 5 5	5 5 5 5	5 5 5 5	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 5 5 5	18-20	
5 5 5	4 4 4 5	3 3 3 4	1 1 1 2 2 2 2 2	7 0 0 0 0	6 6 6 7 7	5 5 5 5	3 4 4 4	1 2 2 2 2 3 3 3	0 0 1 1 1	21-23	
2 4 6	2 4 6 0	2 4 6	2 4 6 0 2 4 6	6 0 2 4 6	0 2 4 6 0 2 4	0 2 4 6	6 0 2 4	6 0 2 4 6 0 2 4	4 6 0 2 4	24-26	
5 5 5	5 5 5 5	4 4 4 4	4 4 4 4 4 4	3 3 4 4 4 4	3 3 3 3 3 3	3 3 3 3	2 2 3 3 3	2 2 2 2 2 2 2 2 2	2 2 2 2 2	A9-A7	In
2 2 3	0 0 1 1	6 6 7 7	2 2 3 3 4 4 5 5	7 7 0 0 1 1	3 4 4 5 5 6 6	1 2 2 3	7 7 0 0	3 4 4 5 6 6	0 1 1 2 2	A6-A4	elf Chec AI3 structic Address
0 4 0	0 4 0 4	0 4 0 4	0 4 0 4 0 4	0 4 0 4 0 4	4 0 4 0 4 0 4	0 4 0 4 0	0 4 0 4	0 4 0 4 0 4	4 0 4 0 4	A3-A	on

Figure 8-2. Self Check Wired In Program Listing (Sheet 4)

Instruction	Instruction Address	Instruction Module	Syllable	Instruction Duplex		struci Secto		Dat Mod		Data Duplex		ata ctor					Self C										Check RS				In	elf Che AI3 Istruction Addres	on
		3 -2 1			4	3	2 1	3	2 1		4 3	3 2	1	S-2 3-5	6-8 9	-11	12-14	15-17	18-20	21-23	24-26	S-2	3-5	6-8	911	12-14	15-17	18-20	21-23	24-26	A9-A7	A6-A4	A3-A
MPY STO TNZ TMI HOP PIO ADD CLA HOP TRA HOP TRA SUB PIO MPH RSU TNZ TMI HOP TRA DIV STO HOP PIO TNZ TMI HOP PIO TNZ TMI HOP PIO TNZ TMI HOP PIO AND SHF MPY STO TNZ TMI HOP PIO CLA	3 3 3 1 2 3 3 3 4 3 3 3 5 5 3 3 3 5 5 5 6 7 0 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	X X X X X X X X X X X X X X X X X X X	× × × × ×		×	· ×	× × ×	× × × × × × × × × × × × × × × × × × ×	× *	× *		× × × × ×	× × × × × × ×	0 3 3 0 3 0 3 0 0 3 3 0 0 0 0 0 0 0 0 0	3 3 3 3 3 3 3 4 4 4 4 4 4 4 4 5 5 5 5 5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			666666777777777777777777777777777777777	566667777000011112222233333444445555566667777	6 0 2 4 6 0 2		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	333333334444444555555555666666667777777777	01234567012345670123456701234567012345670			666666777777777777777777777777777777777	666677770000111122222333344445555666677777	02460246024602460246024602460246	555555566666666666666667777777777777777	3 4 4 5 5 6 6 7 7 0 0 1 1 2 2 3 3 4 4 5 5 6 6 7 7 0 0 1 1 2 2 3 3 4 4 5 5 6 6 7	4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0

Figure 8-2. Self Check Wired In Program Listing (Sheet 5)

SECTION IX

REPAIR

9-1. SCOPE.

9-2. This section contains (1) lists of replaceable LVDCME assemblies and parts; (2) descriptions of recommended methods of replacement and repair of these assemblies and parts; (3) a list of materials required to refurbish the LVDCME exterior surfaces; and (4) a description of recommended methods for refurbishing these surfaces.

9-3. REPLACEABLE ASSEMBLIES AND PARTS.

9-4. Figure 9-1 lists the replaceable LVDCME assemblies. Figures 9-2 through 9-10 list the recommended replaceable parts to be supplied by the International Business Machines Corporation. Figure 9-11 identifies the vendors and their codes as contained in the Federal Supply Code for Manufacturers, Cataloging Handbook H4-1. Reference should be made to the assembly drawings (figures 10-31 thru 10-55) when replacing assemblies.

9-5. REPAIR TECHNIQUES.

9-6. The following paragraphs discuss repair techniques applicable to the LVDCME. Many of the special tools listed and illustrated in Section IV are referenced in these discussions.

9-7. SWITCH ASSEMBLIES.

9-8. As shown on figure 9-12, a switch assembly consists of four basic parts: switch, switch housing, light module, and screen. Switches, blank screens, light modules, and lamp bulbs within the light modules are replaceable parts, as indicated on figures 9-3, 9-4, 9-7, and 9-8; switch housings are not replaceable parts.

9-9. WRAPPED CONNECTIONS.

- 9-10. The wire wrapped connection is a precision pressure junction. A special wrapping tool wraps the stripped end of a wire tightly around the stationary terminal on a gate assembly. The resulting connection is a highly reliable permanent connection because of the high local residual stresses produced in the wire and terminal. Figure 9-13 illustrates a typical wrapped connection. The following paragraphs discuss the processes for using manual tools to wrap and unwrap connections.
- 9-11. SECTION OF MATERIALS. Recommended tools for wrapped connections are listed in figure 9-14.

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
01A1	Power Control Panel Assembly	Refer to figure 9-3	
01A2	Tape Control Panel Assembly	Refer to figure 9-4	
01A3	Tape Reader Assembly	Model RR1002-B	16550
01A4	Tape Spooler Assembly	Model RS-500A	16550
01A5	Power Supply	Model M15-50A-0V	09206
01A6	Power Supply	Model M15-15A-0V	09206
· 01A7	Power Supply	Model M36-10A-0V	09206
01A8	Power Supply	Model M15-10-0V	09206
91A9	Power Sequence Relay Gate Assembly	Refer to figure 10-38*	
01B1	Gate Assembly	Refer to figure 10-38*	
01B2	Gate Assembly	Refer to figure 10-38*	· i
01B3	Gate Assembly	Refer to figure 10-38*	
01 B4	Gate Assembly	Refer to figure 10-38*	
* 01B5	AC Power Gate Assembly	Refer to figure 9-5	ļ
01B6	Gate Assembly	Refer to figure 10-38*	
01B7	Gate Assembly	Refer to figure 10-38*	·
01B8	Module Switching Relay Gate	Refer to figure 9-6	·
	Assembly		!
02A1	Memory Loader and Data Dis- play Panel Assembly	Refer to figure 9-7	1
02A2	Interface Exerciser Panel Assembly	Refer to figure 9-8	
02A3	Connector Panel Assembly	Refer to figure 9-9	
02A4	Power Supply	Model M36-5-0V	09206
02A5	Power Supply	Model M15-5-0V	09206
02A6	Power Supply	Model M15-30A-0V	09206
02A7	Power Supply	Model M15-15A-0V	09206
02A8	Computer Power Sequence Relay Gate Assembly	Refer to figure 9-10	
02A9	Power Supply	Model M15-10-0V	09206
02A10	Power Supply	Model M15-5-0V	09206
02B1	Gate Assembly	Refer to figure 10-38*	
02B2	Gate Assembly	Refer to figure 10-38*	
02B3	Gate Assembly	Refer to figure 10-38*	
02B4	Gate Assembly	Refer to figure 10-38*	
02B5	Gate Assembly	Refer to figure 10-38*	
02B6	Gate Assembly	Refer to figure 10-38*	
02B7	Gate Assembly	Refer to figure 10-38*	
02B8	Delay Line Gate Assembly	Refer to figure 10-38*	
i i	, , , , , , , , , , , , , , , , , , ,	ı	l .

^{*}Note: Figure 10-38 identifies the part numbers of the LVDCME ALD circuit card location charts for each gate assembly by reference designation. These charts define (1) the location of each SMS card in a gate assembly; (2) the IBM part number of each SMS card; and (3) the LVDCME ALD pages on which each SMS card is shown.

Figure 9-1. LVDCME Replaceable Assemblies and Parts

Vendor Code	Part Number	Nomenclature	Description
03640	6901030 6901330 6901332 6901336 6901338 6901340 6901342 6901344 6901348 6901349 6901350 6901354 6901355 6901356 6901358	Printed Circuit Board Assembly	Refer to figure 10-40 Refer to figure 10-41 Refer to figure 10-42 Refer to figure 10-43 Refer to figure 10-44 Refer to figure 10-45 Refer to figure 10-46 Refer to figure 10-47 Refer to figure 10-47 Refer to figure 10-49 Refer to figure 10-50 Refer to figure 10-51 Refer to figure 10-51 Refer to figure 10-52 Refer to figure 10-53 Refer to figure 10-54 Refer to figure 10-55

Figure 9-2. Repairable Printed Circuit Board (SMS Card) Assemblies

Reference	Nomenclature	Manufacturer's	Vendor
Designation		Part Number	Code
DS1 thru DS9 R1, R2 R3, R4 R5 thru R7 R8 thru R10 R11, R12 R13 R14 thru R16 R17 R18 R19 R20 R21 thru R52 S1 S2 S3	Lamp bulb Potentiometer Potentiometer Potentiometer Potentiometer Potentiometer Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Switch (Light module 6079731) Switch (Light module 6079733) Switch (Light module 6079731)	6028030 6078360 6078362 6078362 6078367 6078364 6078368 6078369 6078363 6078365 6078409 6011557 6078534 6078534	03640

Figure 9-3. Power Control Panel Assembly (01A1) Replaceable Parts (Sheet 1 of 2)

Reference	Nomenclature	Manufacturer's	Vendor
Designation		Part Number	Code
S4 S5 S6 S7 TP1 thru TP7 TP8 thru TP15 TP16 thru TP45 TP46 thru TP51 XDS5 XDS8 XDS9	Switch (Light module 6079733) Switch Switch (Light module 6079731) Switch (Light module 6079733) Test Point Test Point Test Point Test Point Light Module Light Module Light Module	6078534 6080135 6078534 6078790 6015339 6015537 6015537 6078419 6079726 6079281	03640

Note: Use switch housing part number 6078422 and screen 6078943 for all switches.

Figure 9-3. Power Control Panel Assembly (01A1) Replaceable Parts (Sheet 2)

Reference	Nomenclature	Manufacturer's	Vendor
Designation		Part Number	Code
CR1 thru CR9 DS1 thru DS21 S1, S2 S3, S4 S5 thru S9 S10 S11 S12 S13, S14 S15 S16 S17 S18 S19 S20 S21 TP1 thru TP52 and GRD (4)	Diode Lamp bulb Switch (Light module 6079732) Switch (Light module 6079719) Switch (Light module 6079417) Switch (Light module 6079730) Switch (Light module 6079732) Switch (Light module 6079719) Switch (Light module 6079732) Switch (Light module 6079730) Switch (Light module 6079733) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079733) Switch (Light module 6079733) Switch (Light module 6079733) Switch (Light module 6079733) Test Point	492543 6078990 6078534 6078529 6078529 6078529 6078529 6078529 6078534 6078534 6078534 6078529 6078534 6078529 6078534 6078529 6078529 6015339 (Red) 6015537 (Black)	88360

Note: Use switch housing part number 6078442 and screen 6078943 for all switches.

Figure 9-4. Tape Control Panel Assembly (01A2) Replaceable Parts

Reference	Nomenclature	Manufacturer's	Vendor
Designation		Part Number	Code
C1 CB1 CB2 CB3 CB4 CR1, CR2 FL1 J1 K1, K2 M1 R1 thru R4 R5 R6 thru R9	Capacitor Circuit breaker Circuit breaker Circuit breaker Circuit breaker Diode Filter Connector Relay Meter Resistor Resistor Resistor Transformer	6081074 6078938 6079224 6078937 6078935 6018033 6079865 6901040 6078431 6018105 6078366 6078972 6041432 6077905	03640

Figure 9-5. AC Power Gate Assembly (01B5) Replaceable Parts

Reference	Nomenclature	Manufacturer's	Vendor
Designator		Part Number	Code
CR1 thru CR51 J1 J2 J3 J4 K1 thru K37 TB1, TB2 XK1 thru XK37	Diode Connector Connector Connector Connector Relay Connector Connector	369218 6073936 6078451 6078450 6075989 6017242 6073067 6016600	88360 03640

Figure 9-6. Module Switching Relay Gate Assembly (01B8) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
DS1 thru DS78	Lamp bulb	6078990	03640
S1	Switch (Light module 6078420)	6078534	1
S2 thru S8	Switch (Light module 6079720)	6078534	
S9	Switch (Light module 6078420)	6078534	<u> </u>
S10 thru S34	Switch (Light module 6079720)	6078534]
S35	Switch (Light module 6079732)	6078534	
S36	Switch (Light module 6079730)	6078529	1
S37 thru S40	Switch (Light module 6079722)	6078534	
S41 thru S45	Switch (Light module 6079721)	6078534	
S46 thru S50	Switch (Light module 6079722)	5078534	1 1
S51 thru S54	Switch (Light module 6079721)	6078534	,
S55 thru S58	Switch (Light module 6079722)	6078534	
S59 thru S62	Switch (Light module 6079721)	6078534	1 .
S63 thru S65	Switch (Light module 6079732)	6078534	
S66	Switch (Light module 6079719)	6078534	
S67 thru S70	Switch (Light module 6079732)	6078534	1 1
S71	Switch (Light module 6079719)	6078534	
S72	Switch (Light module 6079732)	6078534	ŀ
S73, S74	Switch (Light module 6079719)	6078534	
S75	Switch	6035437]
S76	Switch (Light module 6079732)	6078534	
S77	Switch (Light module 6079719)	6078534	
S78	Switch	6035437	
S79	Switch (Light module 6079719)	6078529	1
S80	Switch (Light module 6079719)	6078534	
XDS1	Light module	6078419	!
XDS6	Light module	6079732	
XDS24	Light module	6079724	
XDS40	Light module	6079729	.
XDS41	Light module	6079728	

Note: For all switches except S75 and S78 use switch housing part number 6078442 and screen 6078943.

Figure 9-7. Memory Loader and Data Display Panel Assembly (02A1) Replaceable Parts

Reference	Nomenclature	Manufacturer's	Vendor
Designation		Part Number	Code
CR1 thru CR6 DS1 thru DS91 R1, R2 S1 S2 thru S27 S28 S29, S30 S31 S32 S33 thru S35 S36 S37 S38 thru S58 S59 S60 thru S62 S63 S64 S65	Diode Lamp bulb Resistor Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079719) Switch (Light module 6079732) Switch (Light module 6079719) Switch (Light module 6079719) Switch (Light module 6079719) Switch (Light module 6079732) Switch (Light module 6079730) Switch (Light module 6079730) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732) Switch (Light module 6079732)	492457 6078990 6017937 6078534 6078534 6078529 6078529 6078534 6078529 6078529 6078529 6078534 6078529 6078534 6078529 6078534	88360 03640

Note: For all switches except S60, S61 and S62 use switch housing part number 6078442 and screen 6078943.

Figure 9-8. Interface Exerciser Panel Assembly (02A2) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
1	Capacitor Diode Connector		
R6 R7 R8 R9	Resistor Resistor Resistor Resistor Resistor	6079324 6079325 6079327 6079326	
R10 R11 R12 thru R32 R33 thru R53 R54 TP1 thru TP54 TP55	Resistor Resistor Resistor Resistor Resistor Test Point Test Point	6079328 6079326 6041407 6079230 6079330 6015339 6015337	

Figure 9-9. Connector Panel Assembly (02A3) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
			22242
CR1 thru CR27	Diode	6018033	03640
K1	Relay	6078430	
K2	Relay	6078320	
К3	Relay	6078318	1 .
K4	Relay	6078319	
K5	Relay	6078359	
K6	Relay	6078322	
K7 thru K11	Relay	6078148	
K12	Relay	6078147	
K13	Relay	6073562	
K14	Relay	6078316	
K15	Relay	6078148	
K16	Relay	6078143	
K17, K18	Relay	6078148	
К19 (Relay	6078143	
K20	Relay	6078321	
K21	Relay	6078979	
K22 thru K24	Relay	6078314	
K25	Relay	6078148	
K26, K27	Relay	6078149	
K28 [′]	Relay	6078317	
K29, K30	Relay	6078147	
К31	Relay	6078149	
K32	Relay	6078317	
K33	Relay	6078316	
K34, K35	Relay	6078143	
K36	Relay	6073562	
K37, K38	Relay	6078143	
К39	Relay	6078316	
K40	Relay	6078148	
R1, R2	Resistor	6079275	
VR1, VR2	Diode	6079005	
XK1 thru XK6	Socket	6013283	
XK7 thru XK12	Socket	6078153	
XK13	Socket	6073563	
XK15, XK17, XK18	Socket	6078153	
XK20, XK21	Socket	6013283	
XK25 thru XK32	Socket	6078153	
XK36	Socket	6073563	[.]
XK40	Socket	6078153	
	DOCKEL	0010100	

Figure 9-10. Computer Power Sequence Relay Gate Assembly (02A8) Replaceable Parts

Vendor Code	Name	Address
03640 09206 16550 88360	International Business Machines Corp. Trygon Electronics, Inc. Rheem Electronics Corp. International Business Machines Corp.	Owego, N. Y. Roosevelt, N. Y. Los Angeles, Calif. Endicott, N. Y.

Figure 9-11. Vendor Code Cross-Reference




Figure 9-12. Switch Assembly




Figure 9-13. Wrapped Connection

Tool	Vendor/Part Number	Description
Hand Unwrap Tool Hand Wire Wrap Tool Wrapping Bit (No. 20) Wrapping Bit (No. 22) Wrapping Bit (No. 24) Wrapping Bit (No. 26) Sleeve (No. 20) Sleeve (No. 22, 24) Sleeve (No. 26)	IBM 6072437 IBM 6072438 Keller A-18633 Keller A-18632 Keller A-26232 Keller A-27611 Keller A-18285 Keller A-18840 Keller A-17611-2	See figure 4-3, part O See figure 4-3, part G See figure 4-3, part I See figure 4-3, part H See figure 4-3, part J See figure 4-3, part K See figure 4-3, part N See figure 4-3, part M See figure 4-3, part L

Figure 9-14. Recommended Wrapping Tools

CAUTION

Only nylon-jacketed or semi-rigid PVC (polyvinyl chloride-insulated) wire should be used for re-wiring back panels. Teflon-insulated wire, used in panels produced by automation, is unsuitable for re-wiring in the field due to the difficulty in stripping without damaging the conductor.

- 9-12. WRAPPING. The following procedure indicates the necessary steps in making a wrapped connection.
- a. Select the bit and sleeve for the wire size to be used.

Wire Size AWG	Wrapping Bit	Sleeve
26	Keller, A-27611	Keller, A-17611-2
24	Keller, A-26232	Keller, A-18840
22 '	Keller, A-18632	Keller, A-18840
20	Keller, A-18633	Keller, A-18285

b. Install bit and sleeve in the nose assembly of the wrapping tool (figure 9-15):



Figure 9-15. Wrapping Tool Assembly

- 1. Loosen the collet nut on the nose assembly.
- 2. Insert the wrapping bit into the collet. Rotate the bit while applying slight pressure against the end until it seats itself. (To remove the bit, reverse this process.)
- 3. Place the sleeve over the bit and into the collet. Rotate until sleeve is seated and positioned. Apply slight pressure to the end of the sleeve and tighten collet nut.
- c. Strip 1-3/8 to 1-1/2 inch of insulation from the end of the wire to be wrapped. This will result in about six wraps around the terminal. The completed terminal must have at least five turns of bare wire.

CAUTION

Do not nick or scrape the wire. A nicked wire is subject to breaks that are difficult to detect. Areas where plating is removed will oxidize, causing an unreliable connection.

d. Insert the stripped wire into the small hole of the wrapping bit (figure 9-16, part A) taking care to insert the wire up to the insulation. Do not bend the bare end of the wire; it may be difficult to slide into the bit. If the wire is not inserted in the wrapping bit up to the insulation, a "shiner" (bare wire between insulation and terminal) may result. There should be 1/4 turn to 3/4 turn of insulation at the beginning of each wrap, except for coaxial cable. Coaxial cable insulation should not be wrapped, but it must end no more than 1/16 inch from the terminal.




Figure 9-16. Wrapping Procedure

- e. Hold the wire with the fingers and bend the insulated portion of the lead into the retaining notch in the sleeve (figure 9-16, part B). Use the right or left notch as determined by the direction of the approach (or exit) of the lead. Place the wrapping bit on the terminal. Be sure the terminal is inserted into the bit as far as it will go. Hold the tool in line with the terminal.
- f. Hold the tool on the terminal and squeeze the trigger to wrap the wire on the terminal. The tool will automatically recede as the wire coils on the terminal. Release trigger and remove tool from terminal. The wrapped connection is complete (figure 9-16, part C).

NOTE

If too much pressure is used to push the tool on the terminal, a turn of wire will wrap over a previous turn. If too little pressure is exerted, the adjacent wraps of wire may not touch each other. Maximum separation between individual turns on the terminal must not exceed 0.005 inch, excluding the first and last wrap (figure 9-17).




Figure 9-17. Wrap Spacing

9-13. UNWRAPPING. Wires can be removed from a terminal by using the hand unwrap tool illustrated on figure 9-18. This tool can unwrap both right and left-hand wraps.



Figure 9-18. Unwrap Tool

9-14. Unwrapping is accomplished by catching the tail of the wire with the unwrap point and turning the tool in a direction opposite to that of the wrap. In some cases, it may be necessary to lift the wire tail away from the pin before the wire can be unwrapped. Apply only enough pressure to loosen turns.

CAUTION

An unwrapped wire must never be rewrapped. A new wire must be used as a replacement.

CAUTION

Never slide a termination on a pin because this rounds the sharp corner of the pin and makes subsequent connections unreliable. As you unwrap a wire, see that the first coil does not break off and drop into the panel. This breakage is often caused by the lip of the tool not engaging the tail of the wire. Terminals may be wrapped ten times before replacement is necessary.

- 9-15. WRAPPED CONNECTION QUALITY. Because the connection is destroyed if a wrap is disturbed in any manner, it is difficult to determine if a good quality junction has been made. The most common factors causing poor quality wraps are:
- 1. Incorrect wrapping bit for the wire size in use.

- 2. Worn or damaged wrapping bit.
- 3. Dirty wrapping bit.
- 9-16. A defective wrapped connection may be either too tight or too loose. If the wrap is made too tight, the wire is deformed to such an extent that it becomes brittle. The wire may then break under vibration and handling. A loose wrap will not have sufficient pressure to bond the wire to the terminal.
- 9-17. SMS back panel wires are frequently routed around, but not attached to, an intermediate terminal. If a wire is pulled too tight or excessive pressure is exerted at the point of contact with the intermediate terminal, insulation damage may result, allowing the wire to short to the terminal. This short may be intermittent. When wiring back panels, do not pull wires tightly around intermediate terminals, or allow a wire to rub along a terminal pin.

9-18. CRIMPED CONNECTIONS.

9-19. A crimped connection is a union of two electrical conductors formed by pressure. A crimped connection is usually made with a terminal that has a barrel or trough to accept a short length of wire. The wire is inserted in the terminal, which is then formed to compress and restrict the wire inside the terminal barrel as indicated on figure 9-19. If the correct pressure is applied during the forming process, a homogeneous mass will result in the crimped area.




Figure 9-19. Crimped Connection, Cross Section

- 9-20. The critical factor in making a crimped connection is the extent to which the terminal and conductor are formed. Pressure produced in the process must be high enough to cause a bond between the terminal and conductor materials, yet low enough to prevent embrittlement of the formed parts.
- 9-21. RECOMMENDED CRIMPING TOOLS. Recommended crimping tools and their intended applications are listed in figure 9-20.

9-22. AMP tool 59501 is a ratchet crimping tool to be used with 22-24 AWG solid or stranded wire only. The die-set is not replaceable, and no adjustments are provided on the tool.

Crimping Tool	Application	Description
AMP 59501	Used to crimp AWG 22-24 solid or stranded wire.	See figure 4-3, part V.
Berg HT-3-20	Used to crimp AWG 20 solid or stranded wire to a slip-on terminal.	See figure 4-3, part W.
Berg HT-3-22	Used to crimp AWG 22 solid or stranded wire to a slip-on terminal.	See figure 4-3, part X.
Berg HT-3-24	Used to crimp AWG 24 solid or stranded wire to a slip-on terminal.	See figure 4-3, part Y.
Bendix 11-7295 (Kit)	Used to crimp size 12, 16, and 20 type connector contacts.	See figure 4-3, part P.

Figure 9-20. Recommended Crimping Tools

9-23. Terminals used with the AMP ratchet tool have a two-section crimping barrel as illustrated in figure 9-21. The tool crimps one section on the conductor and the other section on the insulation. Make certain to insert terminals into the die so that the larger die opening crimps the insulation.




Figure 9-21. Slip-on Connector Terminal

9-24. CRIMPED CONNECTION QUALITY. The quality of a crimped connection depends largely on the correct combination of wire, terminal, and tool for each application. The following procedure is recommended for determining the quality of crimped connections:

a. Visually inspect all completed connections for the following:

CAUTION

Do not use a connection that does not meet these criteria.

- 1. Stripped portion of the wire centrally located under the crimp.
- 2. No deformation of the terminal outside of the crimp area.
- 3. No fractures of the terminal or wire.
- b. Test completed connections having no visual defects as follows:
- 1. Grip the wire between the thumb and forefinger of one hand and the terminal between the thumb and forefinger of the other hand.
- 2. Pull the wire, exerting only enough pressure to make the wire taut. Check for any movement of the wire within the terminal barrel.

NOTE

Wire movement in the terminal barrel can often be heard, but not seen. Such a connection is called a clicker and must not be used.

- 3. Bend the wire about 30° from center and repeat step 2. Bend the wire in the opposite direction about 30° from center and repeat step 2.
- 9-25. SOLDERED CONNECTIONS.
- 9-26. The soldering process involves six steps: selection of materials, preparing the soldering iron and tip, preparing the work, heating the work, applying the flux and solder, and cooling.
- 9-27. SELECTION OF MATERIALS. Recommended soldering tools are listed in figure 9-22.

CAUTION

Do not use acid-core solder.

Tool	Vendor/Part No.	Description
Soldering Handle Soldering Tip	Hexacon P25 Hexacon HT248D	See figure 4-3, part E. See figure 4-3, part F.

Figure 9-22. Recommended Soldering Tools

9-28. Rosin cored wire solder (conforming to Federal Specification QQ-S-571) is similar to a piece of spaghetti; the hollow center is filled with flux that flows over the work when heated to a moderate temperature (about 300°F). This temperature is below the melting point of the solder (about 360°F). The flux becomes active upon further heating, but prolonged exposure to heat causes it to decompose.

- 9-29. PREPARING THE SOLDERING IRON AND TIP. The soldering iron is used only to transmit heat to the work. Before using the iron, heat it to operating temperature and tin it: wipe the tip with a clean cloth or canvas; then apply flux and solder, giving the tip a clean, shiny coat of solder. Tinning is done to insure good heat transfer and to keep the connection area free of contamination. Subsequent accumulation of flux residue and solder dross can be removed in the same manner.
- 9-30. PREPARING THE WORK. The work must be clean. No grease, wax, paint, dust or other foreign material should be present on the surfaces to be soldered. These surfaces should be pretinned. Pretinning is the application of a thin layer of solder over the surfaces of the metals to be joined, using the same process as for tinning the soldering iron tip.
- 9-31. Use extreme care when stripping insulation from wire. The stripping tools should be adjusted so that no metal is removed from the wire during the stripping operation. Cutting the strands in stranded wire reduces the cross-sectional area, which decreases current carrying capacity and presents a mechanically weak spot; a nick in solid wire has much the same effect.
- 9-32. Unless otherwise specified, insulation should be stripped so that not more than 1/8 inch nor less than 1/16 inch of wire will be exposed between the soldered terminal and the insulation (figure 9-23). Leads of an axial lead component should not be formed closer than 1/16 inch from the component body (figure 9-24).




Figure 9-23. Terminal Connections




Figure 9-24. Axial Lead Connections

- 9-33. HEATING THE WORK. The joint must be thoroughly heated before applying solder. Efficient heat transfer from the iron to the work depends on the cleanliness of the surfaces and the size of the contact area. A small amount of clean solder on the iron tip will insure effective heat transfer.
- 9-34. Poor solder connections are often the result of insufficient heat. Protect components, but remember that a destroyed component is less expensive than a cold soldered joint that causes intermittent failures.
- 9-35. APPLYING THE FLUX AND SOLDER. The solder should be applied to the work, not to the iron. If the surfaces are clean and are at the correct temperature, flux and solder will flow freely over the surfaces and wet the metal. This wetting action is the basic solder bond. After the solder solidifies, it will remain adhered to the surface and will provide electrical continuity.
- 9-36. The proper amount of solder is important. The solder bond occurs on the metal surfaces and excessive solder does not improve the joint but can introduce undesirable side effects. Use enough solder to cover the parts to be joined, but leave the outlines visible.
- 9-37. COOLING. Once the solder has been applied, withdraw the soldering iron and allow the joint to cool. Solidification of solder is not instantaneous, and any movement during this time may cause a solder bond of unacceptable quality. Keep the parts perfectly still until the solder is frozen.
- 9-38. VISUAL INSPECTION. A good soldered connection is bright and smooth. The solder feathers out to a thin edge from the main body of solder in the joint. It also approximately outlines the wire and terminal. Figure 9-25 illustrates good soldered connections.




Figure 9-25. Good Soldered Connections


9-39. Figure 9-26 illustrates defective soldered connections.



A. COLD SOLDERED JOINT



B. ROSIN JOINT



D. FRACTURED SOLDERED JOINT



C. EXCESSIVELY SOLDERED JOINT

Figure 9-26. Defective Soldered Connections

- 9-40. The Cold Soldered Joint (figure 9-26, part A) has a dull, granular appearance. It is caused by insufficient heating, or movement of the work during cooling.
- 9-41. The Rosin Joint (figure 9-26, part B) has a rosin inclusion. Rosin joints can be due to insufficient heat to permit the rosin to be displaced by the solder, or insufficient heat to permit adequate melting of the flux.
- 9-42. The Excessively Soldered Joint (figure 9-26, part C) hides the outline of the joint components with an excessive amount of solder.
- 9-43. The Fractured Soldered Joint (figure 9-26, part D) is one in which small cracks are present. This condition can be due to stress applied before the solder is completely solidified.

9-44. SMS CARD REPLACEMENT.

- 9-45. The SMS card puller (IBM 6072429) facilitates insertion or removal of SMS cards from their sockets. Use of this tool reduces the probability of dropping cards and other handling damage. This tool is illustrated on figure 4-3, part A.
- 9-46. In operation, the card puller fits over the edges of an SMS card. When the tool is properly positioned, a tooth on the spring-loaded latch seats in a hole in the card. The card is released by depressing the latch.

CAUTION

Before removing an SMS card, insert IBM punched cards or similar material between the card to be removed and adjacent SMS cards. Damage to SMS cards or components may be eliminated in this manner.

CAUTION

Oil or moisture from the fingers can critically decrease the insulation resistance on the land pattern side of the card. Cards should be carefully handled by the edges only.

- 9-47. When an SMS card is removed from its socket, the card contacts should be cleaned and lubricated before the card is reinstalled if either of the following conditions exists:
- 1. The card contacts are visibly contaminated.
- 2. The card contacts have been handled. If there is any doubt about the contamination of the contacts, clean and relubricate them.
- 9-48. The following cleaning and lubricating procedure insures low contact resistance and reduces wear of the gold-plated contact surfaces. The procedure may be performed any number of times without affecting contact reliability. To clean and lubricate the contacts:
- a. Apply lubricant (IBM part number 6072430) either directly to the contacts or indirectly with a saturated, clean, lint-free cloth or tissue.
- b. Wipe the contacts toward the component section of the card with a cloth or tissue moistened with the lubricant.

CAUTION

Do not allow the lubricant to contact the clear plastic coating on the component portion of the card. The solvents in the lubricant can dissolve the plastic coating, which will act as an insulator if rubbed on the contacts.

c. Rub the contacts with a clean, dry piece of cloth of tissue until there is no visible trace of the lubricant. The cloth or tissue will darken if further cleaning is necessary. Repeat the procedure from step a if further cleaning is needed.

9-49. SMS CARD REPAIR.

- 9-50. Repair of printed circuit cards primarily consists of soldering and unsoldering operations. The specific jobs involved are:
- 1. Removal of defective components.
- 2. Installation of replacement components.
- 3. Joining broken printed conductors.
- 9-51. Care must be taken to avoid damage to the card assembly during the repair process. The card assembly is easily damaged in two ways:
- 1. Heat damage to the card or to components on the card.
- 2. Physical damage.
- 9-52. The card is made of an insulating material that will withstand a dipsolder temperature of about 515°F for 30 seconds. This compares with a minimum solder melting temperature of 361°F and an average soldering iron temperature of 750°F. This means that the soldering iron must contact the card for only a short interval of time. Excessive heat may damage a card in two ways by:
- 1. Destroying the bond between the insulated board and a printed conductor, resulting in a raised conductor;
- 2. Scorching or burning the board.
- 9-53. Excessive heat may also damage components on the card. Semiconductors are especially sensitive to heat. Use of the soldering tools recommended under SOLDERED CONNECTIONS will help avoid heat damage.
- 9-54. Physical damage in the form of a raised conductor is easily inflicted if stress is applied in a direction that tends to separate the conductor from the board (figure 9-27).




Figure 9-27. Stress Applied to Component Leads

- 9-55. COMPONENT REMOVAL. When the leads of the defective component must be saved, use the following procedure to remove the component:
- a. Straighten the component leads that are bent over on the wiring side of the board. Figure 9-28 illustrates a method of using the soldering iron tip as a wedge to prevent

pulling the land away from the board. A pair of long-nose pliers may be used on the component side of the card to prevent downward movement of the lead.




Figure 9-28. Component Removal

- b. Heat the component leads and pull them through the holes from the component side of the board.
- 9-56. If the leads of the defective component may be destroyed, use the following removal procedure:
- a. Cut the leads of the defective component as close as possible to the board on the component side of the card. Do not damage the board or adjacent components.
- b. Hold the card in your hand and use a clean, tinned soldering iron to heat the solder connection between the remaining portion of the leads and the conductor pattern.
- c. When the solder starts to flow, rap the hand holding the card on the work surface.
- d. Repeat steps b and c if the solder and piece of lead do not leave the hole.
- 9-57. COMPONENT INSTALLATION. Use the following procedure for installing components on SMS cards.
- a. Insert component leads through the holes in the board. Cut the leads so that about 1/16 inch remains to bend over on the conductor pattern. Bend the leads parallel to the component body and toward each other. Axial lead components, such as resistors, are mounted flush against the surface of the board.

CAUTION

Do not bend leads close to components (see SOLDERED CONNECTIONS for technique). The leads on tantalum capacitors are particularly subject to damage.

b. Solder the component leads to the conductor pattern. Avoid excessive heat and solder, particularly with transistors and diodes. It is not desirable to fill the hole in the board with solder.

- c. Wash the general area of repair using a typewriter cleaning brush and IBM cleaning fluid (IBM part number 450608). Dry the affected area by wiping with a clean piece of cloth or tissue.
- 9-58. PRINTED CONDUCTOR REPAIR. Two printed conductor defects may be found: broken conductor, or delaminated conductor (raised land).
- 9-59. To repair a broken conductor, solder a 24 AWG solid wire jumper across the break. The wire should overlap the printed conductor at least 1/16 inch on each end. If the break is long, and the possibility of a short exists, use insulated wire stripped on each end.
- 9-60. To repair a delaminated conductor, cut both ends of the loose section at a point where the bond is not broken. After the loose section is removed, repair the conductor using the same method used for a broken conductor.

9-61. EXTERIOR SURFACE COATINGS.

9-62. Figure 9-29 lists the solvents, reducers, primers and paints needed to refurbish LVDCME coatings that become chipped, discolored, or otherwise defective.

NOTE

The dark gray, white, and black paints listed in figure 9-29 for the functional areas and panel markings are actually vinyl inks, originally applied by silk screen processes.

9-63. REPAINTING TECHNIQUES

- 9-64. The following paragraphs indicate the recommended consistencies for the paints and other fluids needed to repair the exterior coatings of the LVDCME. A fine brush should be used to retouch defective panel markings and any small scratches on the LVDCME. For repainting areas greater than 1 in. square, the paint should be applied by spraying.
- 9-65. SOLVENTS. The surface to be repainted should be thoroughly cleaned by wiping it with the solvent indicated in figure 9-29. The surface should then be allowed to dry for at least 30 minutes.
- 9-66. PRIMERS. If the coating has been marred so that the metal surface is exposed, a primer coating should be applied before the paint is applied. The primer need not be diluted for brush application; however, for spray application the primer should be diluted with one part reducer to two parts primer. The primer coating should be air dried for at least three minutes before paint is applied.
- 9-67. PAINTS. The paints need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to four parts paint. Four or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. For a non-textured finish, these applications are the finish coat; however, for a textured finish these applications are only the first finish coat.

Surface	Solvent	Reducer*	Primer*	Paint (Vinyl)*	Notes*
Frame Covers	Xylene conforming to Federal Specification TT-X-916.	John L. Armitage Co., A-903.	Charcoal-John L. Armitage Co., P-318.	Charcoal-John L. Armitage Co., U-211.	Use texturing agent, John L. Armitage Co., M-411.
Control Panels Background		John L. Armitage Co., A-903 or M-130.	Blue-Gray, John L. Armitage Co., P-350.	Light Gray-John L. Armitage Co., U-662S.	
Functional Areas				Dark Gray-John L. Armitage Co., M-1085.	
Panel Markings				White-John L. Armitage Co., M-1027.	Used on Dark Gray functional areas.
				Black-John L. Armitage Co., M-1035.	Used on Light Gray areas.
Name Plate	Xylene conforming to Federal Specification	John L. Armitage Co., A-903, or M-130.	Yellow-John L. Armitage Co., P-321.	Yellow-John L. Armitage Co., U-333S.	
	TT-X-916.		Blue-John L. Armitage Co., P-300.	Sky Blue-John L. Armitage Co., U-396S.	
				White-John L. Armitage Co., M-1027.	Used as a filler for engraving.
*Equivalent mate	*Equivalent materials may be used.				

Figure 9-29. Recommended Repainting Materials

NOTE

The number of paint coats required to adequately repair the defective surface depends on the depth of the defect and the thickness of the original coatings.

9-68. If the final surface is to be textured, a second finish coat of paint should be applied after the first finish coat has been air dried. The paint for this second finish coat need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to eight parts paint. Five or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. (See note in preceding paragraph.)

9-69. TEXTURING AGENT. The texturing agent should not be diluted before being sprayed as a fine mist coat over the second finish coat.

SECTION X

DIAGRAMS

10-1. GENERAL.

- 10-2. The diagrams included in this section are Engineering drawings that are required to maintain the LVDCME. The Engineering drawings consist of the following:
- Figure 10-4. LVDCME AC Power Distribution Electrical Schematic Diagram (LN 00.03.01.0)
- Figure 10-5. Power Sequence, LVDCME and Computer, Electrical Schematic Diagram (LN 00.03.02.0)
- Figure 10-6. LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0)
- Figure 10-7. LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0)
- Figure 10-8. LVDCME Module Switching Power Distribution Electrical Schematic Diagram (LN 00.03.07.0)
- Figure 10-9. LVDCME Self Test and Lamp Test Electrical Schematic Diagram (LN 00.03.08.0)
- Figure 10-10. LVDCME DC Power Distribution and Grounding Electrical Schematic Diagram (LN 00.03.09.0)
- Figure 10-11. Cable Drawing (AP, AZ and AN Cables) LVDCME to Computer and Test Stand (LN 00.03.10.0 and LN 00.03.11.0)
- Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0)
- Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0)
- Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0)
- Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0)
- Figure 10-16. Tape Reader and Tape Spooler Cabling Data Flow Diagram (LN 00.04.28.0)
- Figure 10-17. Power Cable (AU Cable) Data Flow Diagram (LN 00.04.29.0)

- Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0)
- Figure 10-19. Module Switching, Self Check (AU Cable) Data Flow Diagram (LN 00.04.35.0)
- Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0)
- Figure 10-21. Memory Loader and Data Display Panel (02A1, Pushbutton/lamps IM1, IM2, IM3 and S/D) Data Flow Diagram (LN 00.04.40.0)
- Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0)
- Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0)
- Figure 10-24. Signal (Simplex Computer BB#2) Cable (AT, N, AR, AS, and AM Cables)
 Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0)
- Figure 10-25. Relay Circuits Locations Data Flow Diagram (LN 00.04.58.0)
- Figure 10-26. Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0)
- Figure 10-27. History Delay Lines Data Flow Diagram (LN 04.00.02.0)
- Figure 10-28. Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0)
- Figure 10-29. Input Signals To Diode Cards Data Flow Diagram (LN 04.00.20.0)
- Figure 10-30. LVDCME Second Level Logic Diagrams
- Figure 10-31. Power Control Panel (01A1) Assembly Drawing
- Figure 10-32. Tape Control Panel (01A2) Assembly Drawing
- Figure 10-33. AC Power Gate (01B5) Assembly Drawing
- Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing
- Figure 10-35. Interface Exerciser Panel (02A2) Assembly Drawing
- Figure 10-36. Connector Panel (02A3) Assembly Drawing
- Figure 10-37. Computer Power Sequence Relay Gate (02A8) Assembly Drawing
- Figure 10-40. Relay Card Printed Circuit Board Assembly (6901030)
- Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330)
- Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332)
- Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336)

- Figure 10-44. TC2, BO Detect Printed Circuit Board Assembly (6901338)
- Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340)
- Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342)
- Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344)
- Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346)
- Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348)
- Figure 10-50. 3.6 K Resistor Printed Circuit Board Assembly (6901349)
- Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350)
- Figure 10-52. SCR Resistor Printed Circuit Board Assembly (6901354)
- Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355)
- Figure 10-54. CD1 Printed Circuit Board Assembly (6901356)
- Figure 10-55. SC3 Printed Circuit Board Assembly (6901358)
- 10-3. Automated Logic Diagrams (ALD's) are not included in the Manual but are supplied separately. Paragraphs 10-13 through 10-19 describe the physical make-up of the ALD's. Figure 10-1 lists the sheets of ALD's by Logic Page Number and IBM Page Part Number that are required to maintain the LVDCME.
- 10-4. Reference is made between pages of the Electrical Schematic Diagrams, Data Flow Diagrams and the ALD's. This reference is made by an "LN" seven-digit number (xx.xx.xx.x) assigned to each page (or sheet). The "LN" seven-digit number is related to the diagrams as follows:

Electrical Schematic Diagrams - LN 00.03.xx.x

Data Flow Diagrams - LN 00.04.xx.x and LN 04.00.xx.x

ALD's - LN 05.xx.xx.x

- 10-5. The "xx.x" in the "LN" numbers for the Electrical Schematic Diagrams and the Data Flow Diagrams specify the sequence of page or sheet numbers. The "05" in the ALD "LN" number specifies that the reference is to an ALD page. The entire LN number for the ALD's is described in paragraph 10-15.
- 10-6. CIRCUIT CARD LOCATION CHARTS AND EDGE CONNECTOR LISTS.
- 10-7. Included with the ALD's are Circuit Card Location Charts and Edge Connector Lists. The Circuit Card Location Charts (listed in figure 10-38) designate the SMS card by type and IBM part number for each card location on the gate assemblies. Also, the ALD sheet(s) on which the card appears and whether or not all of the circuits on the card are being used is referenced on the Circuit Card Location Charts. The Edge Connector Lists (listed in figure 10-39) list the edge connectors for each gate assembly, the signal present on each edge connector pin, and the ALD sheet on which the edge connector pin and signal appear.

10-8. SECOND LEVEL LOGIC DIAGRAMS.

- 10-9. The second level logic diagrams are provided to aid in the analysis of the LVDCME. These diagrams are arranged in a logical order by test set functions. Included with the second level logic diagrams is a chart of symbol definitions (figure 10-30, sheets 1 and 2) that defines all the symbols used in the diagrams. Also included is a block diagram (sheet 3) showing the relationship of the LVDCME functions.
- 10-10. The second level logic diagrams contain a table, in the lower left-hand corner of each sheet, listing the ALD sheets (by LN number) that are represented on the sheet of second level logic. In the upper left-hand corner of each sheet of the second level logic diagrams is a table listing the origins (by sheet number) of the input signals and the destinations (by sheet number) of the output signals. All input and output signals are listed in the tables except timing signals and the signals whose origin or destination appears on the data flow diagrams.

10-11. ASSEMBLY DRAWINGS.

10-12. The assembly drawings are provided to aid in the location of replaceable parts. Only the assembly drawings that are required for part replacement are included.

10-13. AUTOMATED LOGIC DIAGRAM FORMAT.

- 10-14. PAGE LAYOUT. The automated logic diagrams contain page identification, edge information, logic blocks, connecting lines, and an area for comments at the bottom of each page. Figure 10-2 shows a typical logic page. Each page has a possible logic format of five blocks wide and nine blocks long; thus logic blocks can occupy any of 45 possible positions.
- 10-15. PAGE IDENTIFICATION. As shown on figure 10-2, the following information appears at the top of each logic diagram page:
- a. Page part number (1), used for ordering a specific page or series of pages.
- b. Title (2), a description of the logic contained on the page.
- c. Equipment name (3), the abbreviation of the equipment name and the configuration of the equipment.
- d. Logic page number (4), a seven-digit number (xx.xx.xx) assigned to the logic page. For explanation purposes, letters are used to designate each position in the number (AB, CD, EF, G).
 - (1) Positions A and B specify that the sheets are ALD's.
 - (2) Positions C, D, E, F, and G represent the page number sequence.
- e. Comments (5), a list of edge-connector locations used for the entry and exit lines on the logic page, and an area reserved for comments.
- 10-16. SIGNAL LINES. All lines entering or leaving a logic page are labeled and correspond to the labeling on the logic page to which they interconnect. Lines enter on the left side of the page and leave on the right side of the page. If a line leaves a page and goes to several locations on another page, the line is usually distributed on the "to" page

- and not the "from" page. If a line leaves a page and goes to several other pages, but carries the same line name, it is shown as a branched line on the "from" page.
- 10-17. EDGE INFORMATION. Data shown in vertical page coordinates 1 and 7 are called edge information. Edge information includes names of input and output lines, and numbers of the logic pages the lines appear on again. The first line contains the signal name. The second line lists the number of the logic page on which the signal appears again. The logic page number is directly opposite the signal line.
- 10-18. EDGE CONNECTORS. When a signal or service wire enters or leaves a panel, it may be routed through an edge connector. Signal lines connected to edge connectors are indicated by an asterisk or lozenger and a number or letter combination (e.g., *2, *C, II, IF, 1II, etc.) located on an entry or exit line. These notations refer to edge connector locations and pin letters given at the bottom of the logic page.
- 10-19. LOGIC BLOCKS. To simplify the logic pages, logic blocks are used to represent the SMS card circuits. A basic electronic function is usually represented by a single block, but some functions may require more than one block. In the case of multiple circuits on one SMS card, each circuit is represented by a separate logic block. The standard format of the logic block is shown on figure 10-3, and is explained as follows:
- a. Timing. The timings of special circuits, such as single shots, oscillators, and delays, are printed above the logic blocks.
- b. Functional Symbol. This symbol consists of a sign (when used) and letter(s) that indicate the type of circuit.
- c. Machine Feature Index. This code indicates the configuration of the equipment. BA indicates the basic configuration.

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.00.01.1	6901050	C5.00.25.3	6901440	05.00.52.1	6901154
05.00.02.1	6901051	05.00.25.4	6902286	05.00.53.1	6901155
05.00.03.1	6901052	05.00.26.1	6901076	05.00.54.1	6901156
05.00.04.1	6901053	05.00.27.1	6901077	05.00.54.2	6902178
05.00.05.1	6901054	05.00.28.1	6901078	05.00.55.1	6901157
05.00.05.2	6902194	05.00.29.1	6901079	05.00.56.1	6901158
05.00.06.1	6901055	05.00.30.1	6901080	05.00.57.1	6901159
05.00.07.1	6901056	05.00.31.1	6901081	05.00.58.1	6901160
C5.00.08.1	6901057	05.00.32.1	6901082	05.00.59.1	6901161
05.00.09.1	6901058	05.00.33.1	6901083	05.00.60.1	6901162
05.00.10.1	6901059	05.00.34.1	6901084	05.00.61.1	6901163
05.00.10.2	6902170	05.00.35.1	6901085	05.00.62.1	6901164
05.00.11.1	6901060	05.00.36.1	6901086	05.00.63.1	6901165
05.00.11.2	6901061	05.00.37.1	6901087	05.00.64.1	6901166
05.00.12.1	6901062	05.00.38.1	6901088	05.00.65.1	6901167
05.00.13.1	6901063	05.00.38.2	6901089	05.00.66.1	6901168
05.00.14.1	6901064	05.00.39.1	6901090	05.00.67.1	6901169
05.00.15.1	6901065	05.00.40.1	6901091	C5.00.68.1	6901170
05.00.16.1	6901066	05.00.41.1	6901092	05.00.69.1	6901171
05.00.17.1	6901067	05.00.42.1	6901093	05.00.70.1	6901172
05.00.18.1	6901068	05.00.43.1	6901094	05.00.71.1	6901173
05.00.19.1	6901069	05.00.44.1	6901096	C5.00.72.1	6901174
05.00.20.1	6901070	05.00.45.1	6901097	05.00.73.1	6901175
05.00.21.1	6901071	05.00.46.1	6901098	05.00.74.1	6901176
05.00.22.1	6901072	05.00.47.1	6901099	05.00.75.1	6901177
05.00.23.1	6901073	05.00.48.1	6901150	05.00.75.2	6901178
05.00.24.1	6901074	05.00.49.1	6901151	05.00.76.1	6901179
05.00.25.1	6901075	05.00.50.1	6901152	05.00.76.2	6901180
05.00.25.2	6902285	05.00.51.1	6901153	05.00.76.4	6901182

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 1 of 4)

05.00.76.5 6901183 05.00.99.1 6901261 05.01.26.1 6901287 05.00.76.6 6902389 05.01.00.1 6901262 05.01.26.2 6902171 05.00.76.7 6902386 05.01.01.1 6901263 05.01.26.3 6902176 05.00.76.8 6902387 05.01.02.1 6901264 05.01.26.4 6902177 05.00.76.9 6902388 05.01.02.2 6902379 05.01.26.5 6902382 05.00.77.1 6901184 05.01.03.1 6901265 05.01.27.1 6901288 05.00.79.1 6901185 05.01.05.1 6901266 05.01.27.1 6901289 05.00.80.1 6901186 05.01.05.1 6901267 05.01.28.2 6901291 05.00.80.1 6901187 05.01.06.1 6901288 05.01.29.1 6901292 05.00.81.2 6901189 05.01.07.1 6901269 05.01.30.1 6901293 05.00.82.1 6901191 05.01.07.1 6901270 05.01.30.2 6901293 05.00.83.1 6901192 05.01.11.1 </th <th>Logic Page Number</th> <th>Page Part Number</th> <th>Logic Page Number</th> <th>Page Part Number</th> <th>Logic Page Number</th> <th>Page Part Number</th>	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.00.76.6 6902389 05.01.00.1 6901262 05.01.26.2 6902171 05.00.76.7 6902386 05.01.01.1 6901263 05.01.26.3 6902176 05.00.76.8 6902387 05.01.02.1 6901264 05.01.26.4 6902177 05.00.76.9 6902388 05.01.02.2 6902379 05.01.26.5 6902382 05.00.77.1 6901184 05.01.03.1 6901265 05.01.27.1 6901288 05.00.79.1 6901185 05.01.04.1 6901266 05.01.28.1 6901289 05.00.80.1 6901187 05.01.05.1 6901267 05.01.28.2 6901291 05.00.81.1 6901187 05.01.06.1 6901268 05.01.29.1 6901292 05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901293 05.00.81.2 6901189 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.07.1 6901271 05.01.30.3 6901273 05.00.83.1 6901192 05.01.11.1 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
05.00.76.8 6902387 05.01.02.1 6901264 05.01.26.4 6902177 05.00.76.9 6902388 05.01.02.2 6902379 05.01.26.5 6902382 05.00.77.1 6901185 05.01.03.1 6901265 05.01.27.1 6901288 05.00.79.1 6901186 05.01.05.1 6901267 05.01.28.2 6901291 05.00.80.1 6901187 05.01.06.1 6901268 05.01.29.1 6901292 05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901292 05.00.81.2 6901191 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.2 6901294 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.4 6902384 05.00.85.1 6901194 05.01.14.1 6901274 05.01.30.1 6901297 05.00.86.1 6901197 05.01.14.1 </td <td>]</td> <td>6902389</td> <td>05.01.00.1</td> <td>6901262</td> <td>05.01.26.2</td> <td>•</td>]	6902389	05.01.00.1	6901262	05.01.26.2	•
05.00.76.8 €902387 05.01.02.1 6901264 05.01.26.4 6902177 05.00.76.9 €902388 05.01.02.2 €902379 05.01.26.5 €902382 05.00.77.1 €901184 05.01.03.1 6901265 05.01.27.1 6901288 05.00.78.1 €901185 05.01.04.1 €901266 05.01.28.2 6901289 05.00.80.1 €901186 05.01.05.1 €901267 05.01.28.2 €901291 05.00.81.1 €901188 05.01.06.1 €901268 05.01.29.1 €901292 05.00.81.2 €901189 05.01.07.1 €901270 05.01.30.1 €901293 05.00.82.1 6901191 05.01.07.1 €901271 05.01.30.2 €901294 05.00.83.1 6901192 05.01.11.1 €901272 05.01.30.4 €902384 05.00.84.1 6901193 05.01.13.1 €901273 05.01.30.4 €902384 05.00.85.1 6901194 05.01.14.1 6901273 05.01.30.1 6901297 05.00.85.1 6901197 05.01.14.1 </td <td>05.00.76.7</td> <td>6902386</td> <td>05.01.01.1</td> <td>6901263</td> <td>05.01.26.3</td> <td>6902176</td>	05.00.76.7	6902386	05.01.01.1	6901263	05.01.26.3	6902176
05.00.76.9 6902388 05.01.02.2 6902379 05.01.26.5 6902382 05.00.77.1 6901184 05.01.03.1 6901265 05.01.27.1 6901288 05.00.78.1 6901185 05.01.04.1 6901266 05.01.28.1 6901289 05.00.79.1 6901186 05.01.05.1 6901267 05.01.28.2 6901291 05.00.80.1 6901187 05.01.06.1 6901268 05.01.29.1 6901292 05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901293 05.00.81.2 6901191 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.30.1 6901297 05.00.87.1 6901198 05.01.14.2 </td <td>05.00.76.8</td> <td>6902387</td> <td>05.01.02.1</td> <td>6901264</td> <td>05.01.26.4</td> <td></td>	05.00.76.8	6902387	05.01.02.1	6901264	05.01.26.4	
C5.0C.77.1 6901184 05.01.03.1 6901265 05.01.27.1 6901288 C5.0C.77.1 6901185 C5.01.04.1 6901266 05.01.28.1 6901289 C5.0C.77.1 6901186 O5.01.05.1 6901267 C5.01.28.2 6901291 O5.0C.8C.1 6901187 O5.01.06.1 6901268 O5.01.29.1 6901292 O5.0C.8L.1 6901188 O5.01.06.2 6901269 O5.01.30.1 6901293 O5.0C.8L.2 6901189 O5.01.07.1 6901270 O5.01.30.1 6901294 O5.0C.8L.1 6901191 O5.01.09.1 6901271 O5.01.30.2 6901294 O5.0C.8L.1 6901192 O5.01.11.1 6901272 O5.01.30.4 6902384 O5.0C.8L.1 6901193 O5.01.11.1 6901273 O5.01.30.4 6902385 O5.0C.8L.1 6901193 O5.01.14.1 6901274 O5.01.30.5 6902385 O5.0C.8L.1 6901194 O5.01.14.1 6901274 O5.01.31.1 6901289 O5.0C.8L.1 6901198 O5.01.14.2 </td <td>05.00.76.9</td> <td>6902388</td> <td>05.01.02.2</td> <td>6902379</td> <td>05.01.26.5</td> <td></td>	05.00.76.9	6902388	05.01.02.2	6902379	05.01.26.5	
C5.00.78.1 6901185 C5.01.04.1 6901266 Q5.01.28.1 6901289 C5.00.79.1 6901186 Q5.01.05.1 6901267 Q5.01.28.2 6901291 Q5.00.80.1 6901187 Q5.01.06.1 6901268 Q5.01.29.1 6901292 Q5.00.81.1 6901188 Q5.01.06.2 6901269 Q5.01.30.1 6901293 Q5.00.81.2 6901189 Q5.01.07.1 6901270 Q5.01.30.2 6901294 Q5.00.82.1 6901191 Q5.01.09.1 6901271 Q5.01.30.3 6901273 Q5.00.83.1 6901192 Q5.01.11.1 6901272 Q5.01.30.4 6902384 Q5.00.84.1 6901193 Q5.01.13.1 6901273 Q5.01.30.5 6902385 Q5.00.85.1 6901194 Q5.01.14.1 6901274 Q5.01.31.1 6901297 Q5.00.86.1 6901197 Q5.01.14.2 6901274 Q5.01.31.1 6901298 Q5.00.87.1 6901198 Q5.01.14.2 6901275 Q5.01.34.1 6901450 Q5.00.89.1 6901250 Q5.01.15.1 </td <td>C5.0C.77.1</td> <td>6901184</td> <td>05.01.03.1</td> <td>6901265</td> <td>05.01.27.1</td> <td>6901288</td>	C5.0C.77.1	6901184	05.01.03.1	6901265	05.01.27.1	6901288
05.00.79.1 6901186 05.01.05.1 6901267 05.01.28.2 6901291 05.00.80.1 6901187 05.01.06.1 6901268 05.01.29.1 6901292 05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901293 05.00.81.2 6901189 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901274 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901450 05.00.89.1 6901250 05.01.15.1 6901277 05.01.35.1 6901452 05.00.91.1 6901251 05.01.21.1 </td <td></td> <td>6901185</td> <td>C5.01.04.1</td> <td>6901266</td> <td></td> <td>6901289</td>		6901185	C5.01.04.1	6901266		6901289
05.00.80.1 6901187 05.01.06.1 6901268 05.01.29.1 6901292 05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901293 05.00.81.2 6901189 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901273 05.01.30.4 6902385 05.00.84.1 6901193 05.01.14.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901450 05.00.89.1 6901250 05.01.16.1 6901278 05.01.35.1 6901451 05.00.91.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.92.1 6901253 05.01.20.1 </td <td></td> <td>6901186</td> <td>05.01.05.1</td> <td>6901267</td> <td>05.01.28.2</td> <td></td>		6901186	05.01.05.1	6901267	05.01.28.2	
05.00.81.1 6901188 05.01.06.2 6901269 05.01.30.1 6901293 05.00.81.2 6901189 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.85.1 6901197 05.01.14.3 6901274 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.32.1 6901298 05.00.88.1 6901199 05.01.15.1 6901275 05.01.34.1 6901450 05.00.89.1 6901250 05.01.15.1 6901278 05.01.35.1 6901452 05.00.99.1 6901251 05.01.17.1 6901278 05.01.37.1 6901452 05.00.99.1 6901253 05.01.20.1 6901281 05.01.38.1 6901452 05.00.99.1 6901254 05.01.22.1 </td <td></td> <td></td> <td>05.01.06.1</td> <td>6901268</td> <td>05.01.29.1</td> <td></td>			05.01.06.1	6901268	05.01.29.1	
05.00.81.2 6901189 05.01.07.1 6901270 05.01.30.2 6901294 05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901450 05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.91.1 6901251 05.01.17.1 6901279 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901280 05.01.38.1 6901455 05.00.93.1 6901254 05.01.22.1 </td <td></td> <td></td> <td>05.01.06.2</td> <td>6901269</td> <td></td> <td>6901293</td>			05.01.06.2	6901269		6901293
05.00.82.1 6901191 05.01.09.1 6901271 05.01.30.3 6902173 05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.32.1 6901298 05.00.88.1 6901199 05.01.15.1 6901277 05.01.34.1 6901450 05.00.89.1 6901250 05.01.16.1 6901278 05.01.35.1 6901451 05.00.90.1 6901251 05.01.17.1 6901279 05.01.36.1 6901452 05.00.91.1 6901252 05.01.19.1 6901280 05.01.37.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.94.1 6901255 05.01.22.1 </td <td>05.00.81.2</td> <td>6901189</td> <td>05.01.07.1</td> <td>6901270</td> <td></td> <td></td>	05.00.81.2	6901189	05.01.07.1	6901270		
05.00.83.1 6901192 05.01.11.1 6901272 05.01.30.4 6902384 05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901298 05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901450 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.91.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901476 05.00.95.1 6901257 05.01.23.1 </td <td></td> <td>6901191</td> <td>05.01.09.1</td> <td>6901271</td> <td></td> <td>6902173</td>		6901191	05.01.09.1	6901271		6902173
05.00.84.1 6901193 05.01.13.1 6901273 05.01.30.5 6902385 05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901450 05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901283 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.96.1 6901257 05.01.24.1 </td <td></td> <td></td> <td>05.01.11.1</td> <td>6901272</td> <td></td> <td></td>			05.01.11.1	6901272		
05.00.85.1 6901194 05.01.14.1 6901274 05.01.31.1 6901297 05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901250 05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 05.01.36.1 6901452 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.2 6901256 05.01.22.1 6901283 05.01.43.2 6901477 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 </td <td>05.00.84.1</td> <td>6901193</td> <td>05.01.13.1</td> <td>6901273</td> <td>05.01.30.5</td> <td>6902385</td>	05.00.84.1	6901193	05.01.13.1	6901273	05.01.30.5	6902385
05.00.86.1 6901197 05.01.14.3 6901276 05.01.32.1 6901298 05.00.87.1 6901198 05.01.14.2 6901275 05.01.34.1 6901450 05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.2 6901256 05.01.22.1 6901283 05.01.43.2 6901477 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.3 6901478 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 </td <td></td> <td>6901194</td> <td>05.01.14.1</td> <td>6901274</td> <td>05.01.31.1</td> <td>6901297</td>		6901194	05.01.14.1	6901274	05.01.31.1	6901297
05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.95.1 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.96.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.97.1 6901259 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.86.1	6901197	05.01.14.3	6901276	05.01.32.1	6901298
05.00.88.1 6901199 05.01.15.1 6901277 05.01.35.1 6901451 05.00.89.1 6901250 05.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 05.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.95.1 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.96.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.97.1 6901259 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481		6901198	C5.01.14.2	6901275		6901450
05.00.89.1 6901250 C5.01.16.1 6901278 05.01.36.1 6901452 05.00.90.1 6901251 05.01.17.1 6901279 C5.01.37.1 6901453 05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.88.1	6901199	05.01.15.1	6901277	05.01.35.1	6901451
05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481		6901250	C5.01.16.1	6901278	05.01.36.1	
05.00.91.1 6901252 05.01.19.1 6901280 05.01.38.1 6901452 05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.90.1	6901251	05.01.17.1	6901279	05.01.37.1	6901453
05.00.92.1 6901253 05.01.20.1 6901281 05.01.39.1 6901455 05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481		6901252	05.01.19.1	6901280	05.01.38.1	6901452
05.00.93.1 6901254 05.01.21.1 6901282 05.01.40.1 6901456 05.00.94.1 6901255 05.01.22.1 6901283 05.01.43.2 6901477 05.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.92.1	6901253	05.01.20.1	6901281	C5.01.39.1	
C5.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 C5.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 C5.00.96.1 6901258 05.01.25.1 6901286 C5.01.43.5 6901480 C5.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.93.1	6901254	05.01.21.1	6901282	05.01.40.1	
C5.00.94.2 6901256 05.01.23.1 6901284 05.01.43.3 6901478 C5.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 C5.00.96.1 6901258 05.01.25.1 6901286 C5.01.43.5 6901480 C5.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481				6901283		
05.00.95.1 6901257 05.01.24.1 6901285 05.01.43.4 6901479 05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481	05.00.94.2	6901256		6901284	l	
05.00.96.1 6901258 05.01.25.1 6901286 05.01.43.5 6901480 05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481			05.01.24.1	6901285		
05.00.97.1 6901259 05.01.25.2 6902174 05.01.44.1 6901481		ļ		6901286		
		6901259	(6902174	1	
	05.00.98.1	6901260	05.01.25.3	6902175		6901482

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 2)

Logic Page	Page Part	Logic Page	Page Part	Logic Page	Page Part
Number	Number_	Number	Number	Number	Number
05.01.46.1	6901483	05.01.65.2	6901557	05.01.86.1	6901699
05.01.47.1	6901484	05.01.65.3	6901558	05.01.86.2	6902377
05.01.47.2	6901485	05.01.66.1	6901559	05.01.87.1	6902050
05.01.48.1	6901486	05.01.67.1	6901650	C5.01.88.1	6902051
05.01.49.1	6901487	05.01.68.1	6901651	05.01.89.1	6902052
05.01.50.1	6901488	05.01.69.1	6901652	05.01.90.1	6902053
05.01.51.1	6901489	05.01.70.1	6901653	05.01.91.1	6902054
05.01.52.1	6901490	05.01.71.1	6901654	05.01.92.1	6902055
05.01.53.1	6901491	05.01.72.1	6901655	05.01.93.1	6902056
05.01.53.2	6902380	05.01.73.1	6901656	05.01.94.1	6902057
05.01.54.1	6901492	05.01.73.2	6901657	05.01.94.2	6902058
05.01.55.1	6901493	05.01.73.3	6901658	05.01.95.1	6902059
05.01.55.2	6902381	05.01.73.4	6901659	05.01.96.1	6902060
05.01.56.1	6901494	05.01.73.5	6901682	05.01.97.1	6902061
05.01.57.1	6901497	05.01.74.1	6901659	05.01.98.1	6902062
05.01.58.1	6901498	05.01.75.1	6901684	05.01.99.1	6902063
05.01.59.1	6901499	05.01.76.1	6901685	05.02.00.1	6902064
05.01.60.1	6901550	05.01.77.1	6901686	05.02.00.2	6902390
05.01.61.1	6901551	05.01.77.2	6902383	05.02.00.3	6902391
C5.C1.61.2	6901552	05.01.78.1	6901687	05.02.00.4	6902392
05.01.62.1	6901553	05.01.79.1	6901688	C5.02.01.1	6902065
05.01.63.1	6901554	05.01.80.1	6901689	05.02.02.1	6902066
05.01.64.1	6901555	05.01.81.1	6901690	05.02.03.1	6902067
05.01.64.2	6902172	05.01.81.2	6902168	05.02.04.1	6902068
05.01.64.3	6902394	05.01.82.1	6901691	05.02.05.1	6902069
05.01.64.4	6902398	05.01.83.1	6901692	05.02.06.1	6902070
05.01.64.5	6902450	05.01.84.1	6901693	05.02.07.1	6902071
05.01.64.6	6902399	05.01.84.2	6902378	05.02.08.1	6902072
05.01.65.1	6901556	05.01.85.1	6901694	05.02.09.1	6902073

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 3)

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.02.10.1	6902074	C5.02.37.1	6902154	05.03.21.2	
05.02.10.1	6902075	05.02.38.1	6902155	05.03.21.2	
05.02.11.2	6902393	05.02.39.1	6902156	05.03.22.1	
C5.02.12.1	6902076	05.02.40.1	6902157	05.03.23.1	
		05.02.41.1		C5.04.01.1	
05.02.13.1	6902077		6902158		
05.02.14.1	6902078	05.02.42.1	6902159	05.04.02.1	
05.02.15.1	6902079	05.02.43.1	6902160	05.04.03.1	
C5.02.16.1	6902080	05.02.44.1	6902161	05.04.04.1	
05.02.17.1	6902081	05.03.01.1	6902162	05.04.05.1	
05.02.18.1	6902082	05.03.02.1	6902163	C5.04.06.1	6902182
05.02.19.1	6902083	05.03.03.1	6902164	05.04.07.1	6902183
05.02.20.1	6902084	05.03.04.1	6902165	05.04.08.1	6902259
05.02.21.1	6902086	05.03.05.1	6902166	05.04.09.1	6902260
05.02.22.1	6902087	05.03.06.1	6902167	05.04.10.1	6902261
C5.02.23.1	6902088	05.03.07.1	6902287	05.04.11.1	6902184
05.02.24.1	6902089	05.03.08.1	6902288	05.04.12.1	6902185
05.02.25.1	6902090	05.03.09.1	6902289	05.04.13.1	6902186
C5.02.26.1	6902091	05.03.10.1	6902290	05.04.14.1	6902187
05.02.27.1	6902092	05.03.11.1	6902291	05.04.15.1	6902188
05.02.28.1	6902093	05.03.12.1	6902292	05.04.16.1	6902189
05.02.29.1	6902094	05.03.13.1	6902293	05.04.17.1	6902250
05.02.30.1	6902095	05.03.14.1	6902294	05.04.18.1	6902251
05.02.31.1	6902096	05.03.15.1	6902298	05.04.19.1	6902252
05.02.32.1	6902097	05.03.16.1	6902299	05.04.20.1	6902253
05.02.33.1	6902098	05.03.17.1	6902350	05.04.21.1	6902254
05.02.34.1	6902099	05.03.18.1	6902351	05.04.22.1	6902255
05.02.35.1	6902152	05.03.19.1	6902352	05.04.23.1	6902256
05.02.35.2	6902359	05.03.20.1	6902353		
05.02.36.1	6902153	05.03.21.1	6902354		
	·	L		L	

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 4)





Figure 10-2. Typical Logic Page



NOTES:

- 1. IF THE OUTPUT PIN IS SHOWN IN THE TOP HALF OF THE LOGIC BLOCK, THE OUTPUT IS OUT OF PHASE WITH THE INPUT(S). IF THE OUTPUT PIN IS SHOWN IN THE BOTTOM HALF OF THE LOGIC BLOCK, THE OUTPUT IS IN PHASE WITH THE INPUT(S).
- 2. WHEN A LOGIC BLOCK HAS NO INPUTS THE LETTERS LISTED TO THE LEFT OF THE BLOCK INDICATE THAT THESE PINS ARE JUMPERED TOGETHER.




Figure 10-4. LVDCME AC Power Distribution Electrical Schematic Diagram (LN 00.03.01.0)




Figure 10-5. Power Sequence, LVDCME and Computer, Electrical Schematid Diagram (LN 00.03.02.0)





Figure 10-6. LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0) (Sheet 1 of 2)



and LN 00.03.04.0) (Sheet 2)




Figure 10-7. LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0) (Sheet 1 of 2)




Figure 10-7. LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0) (Sheet 2)




Figure 10-8. LVDCME Module Switching Power Distribution Electrical Schematic Diagram (LN 00.03.07.0)




Figure 10-9. LVDCME Self Test and Lamp Test Electrical Schematic Diagram (LN 00.03.08.0)




Figure 10-10. LVDCME DC Power Distribution and Grounding Electrical Schematic Diagram (LN 00.03.09.0)




Figure 10-11. Cable Drawing (AP, AZ, and AN Cables) LVDCME to Computer and Test Stand (LN 00.03.10.0 and LN 00.03.11.0) (Sheet 1 of 2)




Figure 10-11. Cable Drawing (AP, AZ, and AN Cables) LVDCME to Computer and Test Stand (LN00.03.10.0 and LN 00.03.11.0) (Sheet 2)




Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 1 of 3)




Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 2)




Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 3)





Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 1 of 8)



play Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 2)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 3)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.04 through LN 00.04.11.0) (Sheet 4)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 5)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 6)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 7)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.04 through LN 00.04.11.0) (Sheet 8)





Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 1 of 8)



III-10-35





Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 3)



Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 4)





Figure 10-14. Interface Exerciser Panel (02A2)
Data Flow Diagram (LN 00.04.12.0 through
LN 00.04.19.0) (Sheet 5)







Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 7)







Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 1 of 8)






Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 3)




Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 4)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 5)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 6)




Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 7)




Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 8)




Figure 10-16. Tape Reader and Tape Spooler Cabling Data Flow Diagram (LN 00.04.28.0)




Figure 10-17. Power Cable (AU Cable) Data Flow Diagram (LN 00.04.29.0)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 1 of 5)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 2)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 3)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 4)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 5)




Figure 10-19. Module Switching, Self Check (AU Cable) Data Flow Diagram (LN 00.04.35.0)




Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 1 of 4)




Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 2)





Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 3)



Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 4)




Figure 10-21. Memory Loader and Data Display Panel (02A1, Pushbutton/lamps IM1, IM2, IM3 and S/D) Data Flow Diagram (LN 00.04.40.0)




Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (Sheet 1 of 3)




Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (Sheet 2)




Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (Sheet 3)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 1 of 9)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 2)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 3)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 4)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 5)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 6)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 7)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 8)




Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 9)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 1 of 5)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 2)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 3)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 4)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 5)




Figure 10-25. Relay Circuits Locations Data Flow Diagram (LN 00.04.58.0)




Figure 10-26. Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0)




Figure 10-27. History Delay Lines Data Flow Diagram (LN 04.00.02.0)




Figure 10-28. Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0) (Sheet 1 of 2)




Diagram (LN 04.00.18.0 and LN 04.00.19.0) (Sheet 2)




Figure 10-29. Input Signals To Diode Cards Data Flow Diagram (LN 04.00.20.0)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 1 of 51)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 2)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 3)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 4)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 5)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 6)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 7)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 8)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 9)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 10)





Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 11)



(i), i.e.

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 12)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 13)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 14)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 15)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 16)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 17)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 18)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 19)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 20)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 21)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 22)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 23)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 24)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 25)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 26)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 27)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 28)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 29)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 30)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 31)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 32)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 33)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 34)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 35)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 36)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 37)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 38)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 39)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 40)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 41)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 42)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 43)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 44)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 45)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 46)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 47)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 48)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 49)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 50)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 51)




Figure 10-31. Power Control Panel (01A1) Assembly Drawing




Figure 10-32. Tape Control Panel (01A2) Assembly Drawing (Sheet 1 of 2)




Figure 10-32. Tape Control Panel (01A2) Assembly Drawing (Sheet 2)




Figure 10-33. AC Power Gate (01B5) Assembly Drawing




Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing (Sheet 1 of 2)





Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing (Sheet 2)



Assembly Drawing (Sheet 1 of 2)




Figure 10-35. Interface Exerciser Panel (02A2) Assembly Drawing (Sheet 2)




Figure 10-36. Control Panel (02A3) Assembly Drawing




Figure 10-37. Computer Power Sequence Relay Gate (02A8) Assembly Drawing

Gate Assembly	IBM Part Number	''LN'' Number	Number of Sheets
01B1	6902975	01.01.00.0	3
01B2	6902976	01.02.00.0	3
01B3	6902977	01.03.00.0	2
01B4	6902978	01.04.00.0	2
01B6	6902979	01.06.00.0	2
01B7	6902980	01.07.00.0	2
02B1	6906981	02.01.00.0	2
02B2	6902982	02.02.00.0	3
02B3	6902983	02.03.00.0	3
02B4	6902984	02.04.00.0	3
02B5	6902985	02.05.00.0	2
02B6	6902986	02.06.00.0	2
02B7	6902987	02.07.00.0	3
02B8	6902988	02.08.00.0	2

Figure 10-38. LVDCME Circuit Card Location Charts

Gate Assembly	IBM Part Number	''LN'' Number	Number of Sheets
01B1	6902969	01.01.00.0	5
01B2	6902970	01.02.00.0	5
01B3	6902971	01.03.00.0	4
01B4	6902972	01.04.00.0	6
01B6	6902973	01.06.00.0	5
01B7	6902974	01.07.00.0	5
02B1	6902989	02.01.00.0	4
02B2	6902990	02.02.00.0	4
02B3	6902991	02.03.00.0	4
02B4	6902992	02.04.00.0	5
02B5	6902993	02.05.00.0	4
02B6	6902994	02.06.00.0	4
02B7	6902997	02.07.00.0	3
02B8	6902998	02.08.00.0	1

Figure 10-39. LVDCME Edge Connector List




Figure 10-40. Relay Card Printed Circuit Board Assembly (6901030)




Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330) (Sheet 1 of 2)




Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330) (Sheet 2)




Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332) (Sheet 1 of 2)




Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332) (Sheet 2)




Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (Sheet 1 of 2)




Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (Sheet 2)




Figure 10-44. TC2, $\overline{B0}$ Detect Printed Circuit Board Assembly (6901338) (Sheet 1 of 2)




Figure 10-44. TC2, $\overline{B0}$ Detect Printed Circuit Board Assembly (6901338) (Sheet 2)




Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340) (Sheet 1 of 2)




Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340) (Sheet 2)




Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342) (Sheet 1 of 2)




Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342) (Sheet 2)




Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344) (Sheet 1 of 2)




Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344) (Sheet 2)




Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346) (Sheet 1 of 2)




Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346) (Sheet 2)




Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348) (Sheet 1 of 2)




Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348) (Sheet 2)




Figure 10-50. 3.6K Resistor Printed Circuit Board Assembly (6901349)




Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350) (Sheet 1 of 2)




Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350) (Sheet 2)




Figure 10-52. SCR Resistor Printed Circuit Board Assembly (6901354)




Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355) (Sheet 1 of 2)




Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355) (Sheet 2)




Figure 10-54. CD1 Printed Circuit Board Assembly (6901356) (Sheet 1 of 2)




Figure 10-54. CD1 Printed Circuit Board Assembly (6901356) (Sheet 2)




Figure 10-55. SC3 Printed Circuit Board Assembly (6901358) (Sheet 1 of 2)




Figure 10-55. SC3 Printed Circuit Board Assembly (6901358) (Sheet 2)

LOGIC SYMBOLS

In the list that follows, each type of logic symbol on the LVDCME ALD's is described. Each typical ALD symbol is shown with the corresponding symbol (if any) used in the simplified logic diagrams on figure 10-30; some of the circuits indicated on the ALD's (such as resistive loads and diode clamps) were not indicated on figure 10-30 because they performed no logic function.

The two letters on the third line of each ALD symbol indicate the nominal levels of input and output voltage for that circuit. The levels represented by these letters are shown in the following table.

Symbol	Voltage Level	s (Nominal)
- Jinbor	''0'' Level	''1'' Level
Y S V B	0 VDC 0 VDC Special Special	-6 VDC -12 VDC Special Special

The "Special" levels indicated by B and V are explained in the description of the logic circuits to which they apply; the B notation usually indicates positive logic levels.


Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
1. AND. The output of an AND circuit is the logical AND of its inputs. When all inputs are "1's", the output is a "1"; if any input is a "0", the output is a "0". The AND circuit may have two or more inputs.	- A B A Y Y Ø 1 B A 1 A Ø 1 A X P - Ø 1 2 A	
2. AND-INVERTER. This circuit performs the logical AND and INVERT functions. When all inputs are "1's", the output is a "0"; if any input is a "0", the output is a "1". The AND-INVERTER circuit may have two or more inputs.	- A B A Y Y Ø 2 B A 7 F 2 4 D G T - Ø 3 - 2 E Note: The functional substituted for	symbol "+O" may be

3. AND-OR-INVERTER. This circuit performs the logical AND, OR, and INVERT functions. The relation	- A O#-	
between the inputs and outputs is the same as the AND-INVERTER circuit. However the output transistor of this circuit allows the outputs of several AND-OR-INVERTER circuits to be connected (OR'd) together. A "O" output from any AND-OR-INVERTER circuit of an "OR'd" group of circuits will force a "O" output from the group. The AND-OR-INVERTER circuit may have two or more inputs. 4. CLOCK DRIVER. This circuit is used as a level shifter to drive a TRANSLATOR-INVERTER circuit. A low positive voltage input produces a "1" output (+6 VDC); a low negative voltage input produces a "O" output (0 VDC).	B A Y Y O Z B A T D D G U O Z 3 F Note The functional symbol "O O" may be substituted for "-AO". C D B A B B O Z B A Z A O O C D I O G Z C C D C D D D D D D D D D D D D D D D	AO CD
5. DELAY. This circuit delays only the positive transition of its input; a delay occurs only when the input changes from a "1" (-6 VDC) to a "0" (0 VDC). The nominal delay duration is indicated above the symbol. A "1" input causes a "1" output.	X USEC D L Y B A Y Y O 1 B A 1 A Ø 1 A Q Q - Ø 1 2 A	X USEC DLY
6. DELAY CLOCK MONITOR. This circuit monitors delay line clock pulses; its normal output is a "0". If its input level is not changed from a "1" to a "0" or from a "0" to a "1" during a time of 400 NSEC, its output is forced to a "1" at the end of the 400 NSEC period. Note The sampling period of this circuit is	400 NSEC DELY D L C B A B Y 0 2 B B 2 B 0 5 0 T C 2 0 1 3 D	400 NSECDLC

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
7. DELAY LINE DRIVER. This circuit always feeds a DELAY line. A "1" at either input causes a pulse to be emitted at both outputs. The output pulses are tapped from a resistive divider network.	D R V R B A Y O 2 B A 8 A O 5 H F O - O 3 6 F	DRVR
8. DETECTOR. This circuit senses the outputs from a delay line. A "1" input to the delay line causes the DETECTOR's normally "1" output to become a "0".	DET =	DET
9. DIODE. This circuit is a diode clamped to ground.	L Ø V B A Y Y Ø 2 B A 4 C Ø 7 Y M P - Ø 1 - 2 A	None
10. DIODE. This circuit is a diode clamped to -6 VDC.	L - 6 B A Y Y Ø 1 B F 7 B 2 6 A Q N - Ø 1 - 3 E	None
11. DRIVER TERMINATOR. This circuit is a signal shaper, inverter, and low impedance matching device.	D T B A Y Y Ø 1 B A 4 A 2 5 Y Y N - Ø 3 - 2 F	DT

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
12. INVERTER. The output of this circuit is the inverse of its input; a "1" input results in a "0" output and vice versa.	I B A Y Y Ø 1 B B 3 C 1 7 D H B - Ø 2 3 F	I
13. INVERTER (POWER). This circuit performs signal inversion and amplification; a "1" input results in a "0" output and vice versa.	I P B A Y Y Ø 1 B A 3 A 2 Ø D F Q - Ø 2 4 C	I
14. INVERTER-OR. This circuit performs signal inversion; a "1" input results in a "0" output and vice versa. The output transistor of this circuit allows several INVERTER-OR circuits to be connected ("OR'd") together. A "0" output from any INVERTER-OR circuit of an "OR'd" group of circuits will force a "0" output from the group.	- I O B A Y Y Ø 1 B A 3 A 1 7 D H C - Ø 1 2 B	10
15. LAMP DRIVER. A "1" input causes the LAMP DRIVER to turn on its associated indicator lamp; a "0" input causes the LAMP DRIVER to turn off its associated indicator lamp. The input-output levels are as follows: Note that I was a substitution of the input-output levels are as follows: Output	DI ¤— BA Y S Ø 1 B D 3 F 2 6 D G S - Ø 6 6 5 B	LD
''1'' (-6 VDC) 0 VDC ''0'' (0 VDC) -12 VDC	Note	
Note One side of the indicator lamp is connected to -12 VDC; the other side is connected to the output of the LAMP DRIVER. When the output of the LAMP DRIVER is 0 VDC, the potential	The "DI" functional symbol represents "Driver, Indicator". Some of these blocks do not show the difference between	

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
Note (cont) difference of 12 volts across the lamp lights the lamp.	Note (cont) the input and output voltage levels; the Y Y notation on these blocks is incorrect.	
16. LATCH 8. This circuit is a bistable device that becomes set when the "1" Set Inputs become "1's"; it is reset when the "1" Reset Input becomes a "1". This circuit also acts as a translator; the nominal inputoutput levels are as follows:	DDI BA BY 02BA 2CI0 01CI 01	"1" Set { Set Output L ₈ Inputs
"1" (+6 VDC) "1" (-6 VDC) "0" (0 VDC)		
17. LINE DRIVER. This circuit functions as a signal driver and low impedance matching device.	D L B A Y Y Ø 1 B A 4 B 2 3 U G T - H Ø 2 3 E	LINE DR
	Note	
	The "DL" functional symbol represents "Driver, Line".	
18. OR-INVERTER. This circuit performs the logical OR and INVERT functions. When all inputs are "0's", the output is a "1"; if any input is a "1", the output is a "0". This circuit may have two or more inputs.	I GIBAL	OR D
	Note: The function substituted f	al symbol "+A" may be or "-O".



Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
Note One side of the relay coil is connected to -26.5 VDC; the other side is connected to the output of the RELAY DRIVER. When the output of the RELAY DRIVER is 0 VDC, the potential difference of 26.5 volts across the relay coil energizes the relay coil.		
23. RESISTOR. This circuit is a 1K resistor connected to -12 VDC. 1K	R B A Y Y Ø 1 B A 1 A Ø 1 D H E - Ø 1 - 2 A	None
24. RESISTOR. This circuit is a 6.2K resistor connected to -12 VDC. 6.2K -12 VDC 10 UF	R - 1 2 B A Y Y Ø 1 B A 1 A Ø 1 A J W - Ø 1 2 A	None
25. RESISTOR. This circuit is a 3.6K resistor connected to +12 VDC. 3.6K	R + 1 2 B A B B Ø 2 B B 7 F Ø 2 Ø R 3 6 Ø 9 3 A	None
26. RESISTOR. This circuit is a resistive divider network. 6.65K 4.53K OR 1.78K	R B A Y B Ø 1 B C 7 F Ø 8 Ø S C R Ø 1	None

<u> </u>		
Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
27. SINGLE SHOT. (Dual Input). A negative-going transition at the input causes the SINGLE SHOT to produce a negative output pulse whose negative transition is coincident with the negative transition at the input. The output is fed back to hold the SINGLE SHOT on for the duration of the pulse. The nominal duration of the pulse is shown above the symbol.	X USEC S S B A Y Y 0 1 B A 1 A Ø 1 D H E - Ø 1 2 A	X USEC SS
28. SINGLE SHOT (Tri-Input). Any or all three inputs may be connected; an unconnected input (indicated by the absence of that input) is effectively a "1" input. All inputs must be "1's" to trigger the SINGLE SHOT. The negative-going transition of the last input to become a "1" triggers the single shot, forcing it to produce a negative output pulse whose negative transition is coincident with the triggering transition of its input. The nominal duration of the pulse is shown above the symbol.	X USEC - S S B A Y Y Ø 1 B J 7 C 1 4 A Z K - ¤ Ø 1 — 3 F	X USEC SS
29. TRANSLATOR. This circuit is a level shifter that converts the negative logic levels used in the LVDCME logic to the positive levels used in the computer and LVDCME self-check circuitry. A "1" input causes a "1" output, and a "0" input causes a "0" output. The nominal input-output levels are as follows:	T S L T B A Y B Ø 1 B B 6 B Ø 6 Ø N A 1 Ø 3 2 C	— TSLT
Input Output ''1'' (-6 VDC) ''1'' (+6 VDC) ''0'' (0 VDC) ''0'' (0 VDC)	Note This description also applies to the ϕ NA2 TSLT circuit.	

	Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
	30. TRANSLATOR. This level shifter is used only in the LVDCME self-check circuitry. The nominal input-output levels are as follows: Input Output "1" (+5 VDC) "1" (+1 VDC) "0" (0 VDC) "0" (-1 VDC)	T S L T B A B B Ø 1 B C 6 F Ø 8 Ø S C 2 Ø 3 4 G	— TSLT
	A "1" input causes a "1" output, and a "0" input causes a "0" output.		
	31. TRANSLATOR. See Item 30. The nominal input-output levels are as follows:	TSLT BA Y B Ø1BB	
	<u>Input</u> <u>Output</u>	6 A Ø 8 — Ø S C 3	TSLT
	"1" (-6' VDC)	0 1 0 5 D	
	32. TRANSLATOR-INVERTER. This circuit performs level shifting and inversion. This circuit converts the positive logic levels used in the computer and LVDCME self-check circuitry to the negative logic levels used in the LVDCME logic. A "1" input causes a "0" output, and a "0" input causes a "1" output. The nominal input-output levels are as follows:	T S L I B A B Y Ø 2 B C 2 D Ø 6 Ø A N 1 Ø 4 5 C Note	TSLI
•	Input Output	This description	
	"1" (+6 VDC) "0" (0 VDC) "1" (-6 VDC)	also applies to the \$\phi AN4 and \$\phi ANM TSLI circuits.	
	33. TRANSLATOR-INVERTER. This circuit always feeds a DELAY CLOCK MONITOR circuit. The nominal input-output levels are as follows:	T S L I B A B B O 2 B B 2 B O 4 O A N 2	TSLI
	<u>Input</u> <u>Output</u>	Ø A N 2 Ø 1 2 D	
	''1'' (+10 VDC) ''0'' (0 VDC) ''0'' (0 VDC) ''1'' (+6 VDC)	2 0	

Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
34. TRIGGER 1. This circuit is a bistable device that becomes set (1) if the "1" Set Input becomes a "1" or, (2) if input A is a "0" and input B changes from a "1" to a "0". Similarly, the circuit becomes reset (1) if the "1" Reset Input becomes a "1" or, (2) if input D is a "0" and input C changes from a "1" to a "0".	T B A Y Y O 2 B A B B 1 8 H F T - O 1 4 F	"1" Set Set Output "1" Reset Reset Output C D
35. TRIGGER 2. This circuit is very similar to the TRIGGER 1. The basic difference is that the circuit becomes reset when input C is a "0" and input B changes from a "1" to a "0". This circuit also provides power amplification.	T + D E B A Y Y Ø 1 B A 7 F Ø 9 D H F - Ø 1 4 A Note	"1" Set Set Output "1" Reset Reset Output C
	The functional symbol "T + DE" represents "Trigger and Driver, Emitter".	

	DEFINITION	115 VOLTS AC TO TAPE READER	115 VOLTS AC RETURN FOR TAPE READER MOTOR.	115 VOLTS AC TO SPOOLER.	OPERATION CODES 1 AND 2 OR 1 AND 4.	OPERATION CODES 1 AND 2 OR 2 AND 4.	INVERSE 2 BIT DELAY DATA SERIAL DUT.	2 BIT DELAY DATA SERIAL OUT.	WORD COUNTER BIT POSITION 2 TO EIGHT, INDICATOR DRIVER OUTPU T.	INVERSE WORD COUNTER 2 TO EIGHT BIT POSITION.	WORD COUNTER BIT POSITION 2 TO ELEVEN, INDICATOR DRIVER OUTPUT.	INVERSE WORD COUNTER 2 TO ELEVEN BIT POSITION.	WORD COUNTER BIT POSITION 2 TO FIVE, INDICATOR DRIVER OUTPUT	WORD COUNTER BIT POSITION 2 TO FOUR, INDICATOR DRIVER OUTPUT	WORD COUNTER BIT POSITION 2 TO NINE, INDICATOR DRIVER OUTPUT	WORD COUNTER BIT POSITION 2 TO ONE, INDICATOR DRIVER OUTPUT.	WORD COUNTER BIT POSITION 2 TO SEVEN. INDICATOR DRIVER OUTPO
GLOSSARY	SYMBOL	115VACR	115VACR(LT)	115VACS	12 + 14	12 + 24	28DDTSO NOT	2800150	2 TO EIGHT IND	2 TO EIGHT NOT	2 TO ELEVEN IND	2 TO ELEVEN NOT	2 TO FIVE IND	2 TO FOUR IND	2 TO NINE IND	2 TO ONE IND	2 TO SEVEN IND

SYMBOL 2 TO SIX IND	DEFINITION WORD COUNTER BIT POSITION 2 TO SIX, INDICATOR DRIVER OUTPUT.
2 TO TEN IND	WORD COUNTER BIT POSITION 2 TO TEN, INDICATOR DRIVER OUTPUT.
2 TO THREE IND	WORD COUNTER BIT POSITION 2 TO THREE, INDICATOR DRIVER OUTPU T.
2 TO THO IND	WORD COUNTER BIT POSITION 2 TO TWO, INDICATOR DRIVER OUTPUT.
2 TO ZERO IND	WORD COUNTER BIT POSITION 2 TO ZERO, INDICATOR DRIVER OUTPUT
355AM	LEVEL WHICH PREVENTS HALT UNTIL MULTIPLY, MULTIPLY - HOLD OR DIVIDE OPERATIONS ARE COMPLETE.
3MSSS .	3 MILLISECOND SINGLE SHOT.
3 OSC NOT	INVERSE 2.048 MEGACYCLE OSCILLATOR.
3 OSC	2.048 MEGACYCLE OSCILLATOR.
3 OSCS NOT	INVERSE 2.048 MEGACYCLE OSCILLATOR, SHIFTED.
3 OSCS	2.048 MEGACYCLE DSCILLATOR, SHIFTED.
500 CPS MV	500 CYCLE PER SECOND MULTIVIBRATOR. SIMULATES TAPE READER TI MING TRACK IN SELF-CHECK MODE.
50 CPS MV	50 CYCLES PER SECOND MULTIVIBRATOR.
+12 CH1 MODI DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 1 VOTER CIRCUIT.
+12 CH1 MOD2 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 2 VOTER CIRCUIT.
+12 CH1 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 3 - VOTER CIRCUIT.

•												
1, MODULE 4	1, MODULE 5	oure 6	1 MODULE 7	JDULE 1	MODULE 2	MODULE 3.	MODULE 4	MODULE 5	MODULE 6	MODULE 7	MODULE 4	DOULE 5
¥.	¥ .	MO	MOM	Ĭ	2, MC	2, MC	2, MC	2, MC	2, M	2, M	3. MC	¥ .
		NNEL 1		NNEL 2								NNEL 3
CHA	CHA	CHA	CHA	CHA	CHA	CHA	CHA	CHA	CHA	СНА	CHA	CHA
10	10	10	10	10	10	10	5	10	10	10	10	10
I VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS	VOLTS
110N 12	12	12	12	12	12	12	12	12	12	12	12	12
DEFINITION ALLOWS 12 VOLTS TO CHANNEL	ALLOWS 12 VOLTS TO CHANNEL	ALLOWS	ALLOWS	ALLOWS	- ALLOWS 12 VOLTS TO CHANNEL	- ALLOWS 12 VOLTS TO CHANNEL	ALLOWS	ALLOWS 12 VOLTS TO CHANNEL	ALLOWS 12 VOLTS TO CHANNEL	ALLOWS	ALLOWS	ALLOWS
1	1	-1	•	t •	ı		1		I	ŀ	ŧ	1
RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1 MODULE VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2. MODULE VOTER CIRCUIT.	RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL VOTER CIRCUIT.	RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER OUTPUT VOTER CIRCUIT.	RELAY DRIVER GUTPUT - ALLOWS 12 VOLTS TO CHANNEL VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL VOTER CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE VOTER CIRCUIT.
SYMBOL MOD4 DR	MOD5 DR	MOD6 DR	M007 DR	MOD1 DR	MOD2 DR	CH2 MOD3 DR	MOD4 DR	MODS DR	MOD6 DR	M00,7 DR	M004 DR	MODS DR
CHI	CH1	CH1	CHI	СН2	СН2	СН2	СН2	СН2	СН2	СН2	СНЗ	СНЗ
+12	+12	+12	+12	+12	+12	+12	+12	+12	+12	+12	+12	+12

SYMBOL +12 CH3 MOD6 DR	DEFINITION RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 6 VOTER CIRCUIT.
+12 CH3 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 7 VOTER CIRCUIT.
+12 CH 3 MOD 1 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 1 VOTER CIRCUIT.
+12 CH 3 MOD 2 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 2 VOTER CIRCUIT.
+12 CH 3 MOD 3 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 3 VOTER CIRCUIT.
+12V CH1 MOD1 THROUGH +12V CH1 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 1, MODUL ES 1 THROUGH 7 SELECTION.
+12V CH2 MOD1 THROUGH +12V CH2 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 2, MODUL ES I THROUGH 7 SELECTION.
+12V CH3 MOD1 THROUGH +12V CH3 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 3, MODUL ES 1 THROUGH 7 SELECTION
+6 CH1 OR CH2 MOD1 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL I OR CHANNEL 2 MODULE I VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD2 OR	RELAY DRIVER DUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 2 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 3 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD4 OR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL I OR CHANNEL 2 MODULE 4 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 5 VOTER INPUT CIRCUITS.

CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	CHANNEL 1 OR CHANNEL	OR CHANNEL 1, MODULE	OR CHANNEL 2. MODULE	OR CHANNEL 3, MODULE	EVEL.	
RELAY DRIVER DUTPUT - ALLOWS 6 VOLTS TO CHANNEL I OR CHANNEL 2 MODULE 6 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR 2 MODULE 7 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 1 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 3 MODULE 2 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL I OR CHANNEL 3 MODULE 3 VOTER INPUT CIRCUIT.	RELAY DRIVER GUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR 3 MODULE 4 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR 3 MODULE 5 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR 3 MODULE 6 VOTER INPUT CIRCUIT.	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 7 VOTER INPUT CIRCUIT.	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 1, MODULE S 1 THROUGH 7 SELECTION.	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNELS I THROUGH 7 SELECTION.	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNELS I THROUGH 7 SELECTION.	CHANNEL AI BUFFER OSCILLATOR NOT ERROR LEVEL.	CHANNEL A1, DATA IN, NAND.
+6 CH1 OR CH2 MOD6 DR	+6 CH1 OR CH2 MOD7 DR	+6 CH1 OR CH3 MOD1 DR	+6 CH1 OR CH3 MOD2 DR	+6 CH1 OR CH3 MOD3 DR	+6 CH1 OR CH3 MOD4 DR	+6 CH1 OR CH3 MOD5 DR	+6 CH1 OR CH3 MOD6 DR	+6 CH1 OR CH3 MOD7 DR	+6V CHI MODI THROUGH +6V CHI M OD7	+6V CH2 MODI THROUGH +6V CH2 M OD7	+6V CH3 MOD1 THROUGH +6V CH3 M OD7	A180 NOT ERR	AIDINN

SYMBOL	DEFINITION
AIHOPCIT NOT, AZHOPCIT NOT AND A3HOPCINOT	INVERSE, TRANSLATED CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, LATCH OUTPUT.
Alintc	CHANNEL A1, INTERRUPT TO COMPUTER.
A1-3A1V-A9V	CHANNELS A1 THROUGH A3, ONE OUTPUT OF ADDRESS REGISTER LAICH ES 1 THROUGH 9, VOTED ON.
A1-3CST NDT	INVERSE CHANNEL AI THOUGH A3, COMPUTER SINGLE - STEP.
A1-3HLTN	CHANNEL A1 THROUGH A3. HALT NAND.
A1-3HLT	CHANNEL AI THROUGH A3 HALT.
AI-3 BON ERR	CHANNELS AI THROUGH A3, INVERSE BUFFER OSCILLATOR ERROR.
A1-3 BON	CHANNELS AI THROUGH A3, INVERSE BUFFER OSCILLATOR.
A1-3 CSTN	CHANNELS AT THROUGH A3. INVERSE COMPUTER SINGLE STEP.
A1-3 DIN	CHANNELS AI THROUGH A3, DATA IN.
A1-3 EAMV	CHANNELS AI THROUGH A3, ONE OUTPUT OF LATCH WHICH INDICATES AN ERROR IN EVEN MEMORIES, VOTED ON.
A1-3 EBMV	CHANNELS AI THROUGH A3, ONE OUTPUT OF LATCH WHICH INDICATES ERRORS IN ODD MEMORIES, VOTED ON.
A1-3 G5VN	CHANNELS AL THROUGH A3, INVERSE BIT GATE GENERATOR LATCH 5, VOTER OUTPUT.
A1-3 HOPCIV	CHANNELS AI THROUGH A3, ONE OUTPUT OF THE LATCH WHICH GENERA TES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATI ON, VOTED ON.
A1-3 IOREG	CHANNELS AI THROUGH A3, INPUT - OUTPUT REGISTER (SIMULATES M D-7 LATCH IN COMPUTER MULTIPLICAND DIVISOR REGISTER).

SYMBOL A1-3 MD7V	DEFINITION CHANNELS AI THROUGH A3, ONE SIDE OF LATCH IN MULTIPLICAND DI VISOR REGISTER, VOTED ON.
A1-3 MRIV	CHANNELS AI THROUGH A3, ONE SIDE OF LATCH IN THE MULTIPLIER QUOTIENT, PRODUCT — QUOTIENT REGISTER CONDITIONED BY THE OUT PUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE, VOTED ON.
A1-3 0P1V-0P4V	CHANNELS AI THROUGH A3, ONE OUTPUT OF OPERATION CODE REGISTE R LATCHES I THROUGH 4, VOTED ON.
A1-3 PBVN	CHANNELS AI THROUGH A3, INVERSE PHASE B, VOTER OUTPUT.
A1-3 PIOV	CHANNELS AI THROUGH A3, DECODED PROCESS INPUT OUTPUT OPERATION, VOTER OUTPUT.
A1-3 PROV	CHANNELS AT THROUGH A3, ONE SIDE OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TI
A1-3. TER	CHANNELS AT THROUGH A3, TIMING ERROR RESET.
AI-3 TLCV	CHANNELS AI THROUGH A3, ONE OUTPUT OF LATCH INDICATING TWO SIMULTANEOUS MEMORY ERRORS (ABORT CONDITION), VOTED ON.
A1-3 TRSV	CHANNELS AI THROUGH A3, ONE OUTPUT OF TRANSFER REGISTER SERI AL OUTPUT LATCH, VOTED ON.
A1-3 WDA	CHANNELS AI THROUGH A3, W CLOCK PULSE DRIVER TO DATA ADAPTER
A1-3 XDA	CHANNELS AI THROUGH A3, X CLOCK PULSE DRIVER TO DATA ADAPTER .
A1-3 YDA	CHANNELS AI THROUGH A3, Y CLOCK PULSE DRIVER TO DATA ADAPTER
A1-3 2DA	CHANNELS AI THROUGH A3, Z CLOCK PULSE DRIVER TO DATA ADAPTER

_
Z
\neg
=
-
_
Z
-
_
ш
Ü
0

SYMBOL

A1-3TERN

A1-3TER

A1-3V4 MOD1-MOD7

A1-3V5 MOD1-MOD7

A1 ADR CON NOT

A2BO NOT ERR

A2DINN

AZINTC

AZ ADR CON NOT

4380 NOT ERR

A3DINN

A3INTC

A3 ADR CON NOT

AAAA NOT

AAAAA

AA NOT

CHANNEL AI THROUGH A3, TIMING ERROR RESET INVERTED.

CHANNEL AT THROUGH A3, TIMING ERROR RESET.

CHANNELS AT THROUGH A3, PLUS 6 VOLTS SWITCHED TO VOTER CIRCUITS FOR MODULES 1 THROUGH 7 SELECTION (SIMPLEX MODE).

CHANNELS AT THROUGH A3, PLUS 12 VOLTS SWITCHED TO VOTER CIRC UITS FOR MODULES 1 THROUGH 7 SELECTION (SIMPLEX MODE).

INVERSE, CHANNEL A1 ADDRESS CONTROL.

CHANNEL AZ BUFFER OSCILLATOR NOT ERROR LEVEL.

CHANNEL A2, DATA IN, NAND.

CHANNEL A2, INTERRUPT TO COMPUTER.

INVERSE, CHANNEL AZ ADDRESS CONTROL.

CHANNEL A3, BUFFER OSCILLATOR NOT, ERROR LEVEL

CHANNEL A3, DATA IN, NAND.

CHANNEL A3, INTERRUPT TO COMPUTER.

INVERSE, CHANNEL A3 ADDRESS CONTROL.

INVERSE AAAAA.

TRISI OR TRDSI DURING SELF CHECK AND MEMORY LOAD.

EITHER TAPE READER ADDRESS BIT 8 OR TAPE READER OPERAND ADDRESS BIT 8 DURING MEMORY LOAD.

INVERSE TAPE READER ADDRESS BIT 8 OR INVERSE TAPE READER UPERAND ADDRESS BIT 8 DURING MEMORY LOAD.

SYMBOL	DEFINITION
ABCDEF	INTERMEDIATE CONTROL SIGNAL TO SHIFT CONTROL LATCH.
ADR COMP BB NOT	INVERSE ADDRESS COMPARE FROM PHASE B TO PHASE B, LATCH OUTPU T.
ADR COMP 88	ADDRESS COMPARE FROM PHASE B TO PHASE B, LATCH OUTPUT.
ADR COMP	ADDRESS COMPARE LATCH OUTPUT.
ADRSCW NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK W (CONTROL).
ADRSCH	ADDRESS SHIFT - REGISTER CLOCK W (CONTROL).
ADRSCX NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK X (CONTROL).
ADRSCX	ADDRESS SHIFT - REGISTER CLOCK X (CONTROL).
ADRSCY NOT	INVERSE ADDRESS SHIFT REGISTER CLOCK Y (CONTROL).
ADRSCY	ADDRESS SHIFT - REGISTER CLOCK Y (CONTROL).
ADRSCZ NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK 2 (CONTROL).
ADRSC 2	ADDRESS SHIFT - REGISTER CLOCK Z (CONTROL).
ADRSO NOT	INVERSE ADDRESS REGISTER SERIAL DUT.
ADRSO	ADDRESS REGISTER SERIAL OUT.
ADRSRA1-8	ADDRESS SHIFT REGISTER, ADDRESS BITS 1 THROUGH 8.
ADRSRA1 NOT-ADRSRA8 NOT	INVERSE ADDRESS SHIFT REGISTER ADDRESS BITS 1 THROUGH 8.
ADRSRASD NOT	INVERSE ADDRESS SHIFT - REGISTER ADDRESS BIT 5 DELAYED.
ADRSRA50	ADDRESS SHIFT - REGISTER ADDRESS BIT 5 DELAYED.
ADRSRA9	ADDRESS SHIFT REGISTER, ADDRESS REGISTER BIT 9.

DEFINITION	INVERSE ADDRESS SHIFT REGISTER OPERATION CODE BITS 1 THROUGH	ADDRESS SHIFT REGISTER OPERATION CODE BITS I THROUGH 4.	INVERSE, ADVANCE COUNTER A.	INVERSE ADVANCE WORD COUNTER TO 1.	INVERSE ADVANCE WORD COUNTER TO 2.	INVERSE ADVANCE WORD COUNTER TO 3.	INVERSE ADVANCE WORD COUNTER TO 4.	ADVANCE TAPE, INDICATOR DRIVER 1 AND 2 OUTPUTS.	ADVANCE TAPE LEVEL.	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG14	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG2	INVERSE DATA DISPLAY SHIFT REGISTER CONTROL PULSE. (INVERSE NPHA. NBG8)	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG8	ALL CHANNELS LEVEL - RELAY DRIVER DUTPUT.	GROUND LEVEL TO ALL CHANNELS INDICATOR LAMP WHEN ALL CHANNEL S ARE SELECTED.	INVERSE ALL CHANNEL SELECTION LEVEL.	ALL CHANNELS SELECTED, INDICATOR DRIVER OUTPUTS.	ANSWER.
SYMBOL	ADRSROP1 NOT-ADRSROP4 NOT	ADRSROP1 THROUGH ADRSROP4	ADV=CTR=A=NOT	ADV CTR1 NOT	ADV CTR2 NOT	ADV CTR3 NOT	ADV CTR4 NOT	ADV IND 1 AND 2	ADV TAPE	A-14	A-2	A-8 NOT	A-8	ALL CH DR	ALL CH IND	ALL CH SEL NOT	ALL IND	ANS

APG	ADVANCE PHASE GENERATOR.
APIO RES	ACCUMULATOR REGISTER PROCESS INPUT/OUTPUT RESET.
AUTO=RELAY=DR=IN	AUTOMATIC MODE, RELAY DRIVER INPUT.
AUTO AND FWD	AUTOMATIC MODE AND FORWARD DRIVE LEVEL.
AUTO A	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE A.
AUTO B	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE B.
AUTO C	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE C.
AUTO IND	AUTOMATIC MODE, INDICATOR DRIVER GUTPUT.
AUTO RELAY COIL	DRIVER OUTPUT TO AUTOMATIC MODE, RELAY COIL.
AUTO R START NOT	INVERSE AUTOMATIC RESTART LEVEL.
AUTO R START	AUTOMATIC RESTART LEVEL.
AUTO RSTART	AUTOMATIC RESTART LEVEL.
BA1-3MR1=NOT	INVERSE, CHANNELS AI THROUGH A3, BUFFER MR1 LEVEL.
BA1-3MR1	CHANNELS AI THROUGH A3, BUFFER MRI LEVEL.
88888 NOT	INVERSE BBBBB.
88888	TRIS2 OR TRDS2 DURING SELF CHECK AND MEMORY LOAD.
88 NOT	TAPE READER ADDRESS BIT 7 OR TAPE READER OPERAND ADDRESS 7 DURING MEMORY LOAD.
88	INVERSE TAPE READER ADDRESS BIT 7 OR INVERSE TAPE READER

DEFINITION

	NOTLINITION
BCDEFG	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET.
BG OUT NOT	INVERSE BIT GATE OUTPUT.
BIT SYNC ERR NOT	INVERSE BIT SYNCRONIZATION ERROR.
8-12	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHB . NBG12
B-6	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHB . NBG6
BOE SIM NOT	INVERSE BUFFER OSCILLATOR ERROR, SIMULATED.
BRA14P	BUFFER REGISTER A, BIT 14 (PARITY) - SPECIAL OUTPUT OF MEMOR Y PARITY BIT FOR TEST EQUIPMENT.
BRB14P	BUFFER REGISTER B, BIT 14 (PARITY) - SPECIAL OUTPUT OF MEMOR Y PARITY BIT FOR TEST EQUIPMENT.
вѕс	GATE SERIAL COMPARE.
BSE IND	BIT SYNC ERROR, INDICATOR DRIVER OUTPUT.
BURBON	LATCH OUTPUT, GATES INSTRUCTION ADDRESS BITS INTO HISTORY MODE.
C2 NOT	INVERSE CYCLE CONTROL 2 PULSE.
C.2	CYCLE CONTROL 2 PULSE.
CAIDT NOT	INVERSE CONTROL CHANNEL AI DATA.
CAIGS NOT	CONTROL, INVERSE CHANNEL A1, BIT GATE GENERATOR 5.
CAIPB NOT	CONTROL, INVERSE CHANNEL AI, PHASE B.
CA1 THROUGH CA3	CONTROL CHANNEL A1 THROUGH A3.
CA2DT NOT	INVERSE CONTROL CHANNEL AZ DATA.

DEFINITION	CONTROL, INVERSE CHANNEL AZ, BIT GATE GENERATOR 5.	CONTROL. INVERSE CHANNEL AZ, PHASE B.	INVERSE CONTROL CHANNEL A3 DATA.	CONTROL, INVERSE CHANNEL A3, BIT GATE GENERATOR 5.	CONTROL, INVERSE CHANNEL A3, PHASE B.	CONTROL ADDRESS COMPARE 1.	CONTROL ADDRESS COMPARE 2.	CONTROL ADDRESS COMPARE 3.	COMPARE 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICRSECOND DELAY LINE.	INVERSE CB RUN LEVEL.	CHARACTER - COUNTER BIT RUN LEVEL. RESET LEVEL FOR SIX OF THE E NINE POSITION COUNTER LAICHES.	INVERSE SCCCCC.	TRIS3 OR TRDS3 DURING SELF CHECK AND MEMORY LOAD.	TAPE READER ADDRESS BIT 6 OR TAPE READER OPERAND ADDRESS BIT 6 DURING MEMORY LOAD.	INVERSE TAPE READER ADDRESS BIT 6 OR INVERSE TAPE READER OPE RAND ADDRESS BIT 6 DURING MEMORY LOAD.	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET.	AND D COMPUTER DISPLAY RESET LEVEL FROM DRIVE SOURCES A, B, C AND
SYMBOL	CA2G5 NOT	CA2PB NOT	CA3DT NOT	CA3GS NOT	CA3PB NOT	CACI	CAC2	CAC3	CA13	CB RUN NOT	CB RUN	CCCCC NOT	ວວວວວ	CC NOT	່	CDEFGH	CDRES 83A, 8, C AND

SYMBOL	D OF GATE B3.
CDRES NOT	INVERSE COMPUTER DISPLAY RESET LATCH OUTPUT.
CORES	"COMPUTER DISPLAY RESET LATCH OUTPUT.
CEADRSRIND	COMPARE ERROR, ADDRESS SHIFT REGISTER, INDICATOR DRIVER OUT!
CEADRSR NOT	INVERSE COMPARE ERROR, ADDRESS SHIFT REGISTER LATCH DUTPUT.
CEADRSR	COMPARE ERROR, ADDRESS SHIFT REGISTER LATCH OUTPUT.
CEAI3 IND	COMPARE ERROR, AIS INDICATOR DRIVER OUTPUT.
CEA13 NOT	INVERSE COMPARE ERROR, AI3 LEVEL.
CEADC IND	COMPARE ERROR, ADDRESS OPERATION CODE, INDICATOR DRIVER OUTS
CEADC NOT	INVERSE COMPARE ERROR, ADDRESS OPERATION CODE LATCH OUTPUT.
CEAOC	COMPARE ERROR, ADDRESS OPERATION CODE LATCH GUTPUT
CEBR14 IND	COMPARE ERROR, BUFFER REGISTER 14, INDICATOR DRIVER OUTPUT.
CEBR14 NOT	INVERSE COMPARE ERROR, BUFFER REGISTER 14 LATCH OUTPUT.
CEBR14	COMPARE ERROR, BUFFER REGISTER 14 LATCH OUTPUT.
CEHOPC1 IND	COMPARE ERROR, HOP CONSTANT FOR STORAGE DURING INTERRUP OPER ATION, INDICATOR DRIVER OUTPUT.
CEHOPC1 NOT	INVERSE COMPARE ERROR, HOP CONSTANT FOR STORAGE DURING INTER
CETADR IND	COMPARE ERROR INSTRUCTION ADDRESS, INDICATOR DRIVER DUTPUT.
CEINSDR IND	COMPARE ERROR INSTRUCTION DISPLAY REGISTER, INDICATOR DRIVES

SYMBOL	OUTPUT.
CEINSDR NOT	INVERSE COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH OUT PUT.
CEINSDR	COMPAKE ERROR INSTRUCTION DISPLAY REGISTER LATCH OUTPUT.
CEPAR IND	COMPARE ERROR RARALLEL, INDICATOR DRIVER OUTPUT.
CEPAR	COMPARE ERROR PARALLEL LATCH OUTPUT.
CEPICADR IND	COMPARE ERROR PROCESS INPUT - OUTPUT ADDRESS REGISTER, INDICATOR DRIVER OUTPUT.
CEPIDADR NOT	INVERSE COMPARE ERROR PROCESS INPUT - OUTPUT ADDRESS REGISTE R LATCH OUTPUT.
CEPIDA IND	COMPARE ERROR PROCESS INPUT/OUTPUT ACCUMULATOR, INDICATOR DR RIVER OUTPUT.
CEPIDA NOT	INVERSE COMPARE ERROR PROCESS INPUT/OUTPUT ACCUMULATOR LATCH OUTPUT.
CEPIOM IND	COMPARE ERROR PROCESS INPUT/OUTPUT MEMORY, INDICATOR DRIVER OUTPUT.
CEPIOM NOT	INVERSE COMPARE ERROR PROCESS INPUT/OUTPUT MEMORY LATCH GUTP
CERR NOT	INVERSE COMPARE ERROR OR INVERSE ERROR.
CERR	COMPARE ERROR OR ERROR.
CE NOT	INVERSE COMPARE ERROR.
CE	COMPARE ERROR LEVEL.
CESER IND	COMPARE ERROR SERIAL, INDICATOR DRIVER OUTPUT

DEFINITION COMPARE ERROR SECTOR, SYLLABLE, MODULE, BUFFER REGISTER, IND ICATOR DRIVER OUTPUT.	INVERSE COMPARE ERROR SECTOR, SYLLABLE, MODULE, BUFFER REGIS Ter latch output.	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LAT CH OUTPUT	COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGISTER IND ICATOR DRIVER OUTPUT.	INVERSE COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGI STER LATCH DUTPUT.	COMPARE ERROR, SECTOR, SYLLABLE MODULE DISPLAY REGISTER LATC H OUTPUT	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK INDICATO R DRIVER GUTPUT.	INVERSE COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK LATCH OUTPUT.	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK LATCH OU TPUT.	COMPARE ERROR TRANSFER REGISTER SERIAL, INDICATOR DRIVER UUT	INVERSE COMPARE ERROR TRANSFER REGISTER SERIAL.	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CHI=O CH2=1 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 3.	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH1=0 CH3=1 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 2.
SYMBOL CESSMBR IND	CESSMBR NOT	CESSMBR	CESSMOR IND	CESSMDR NOT	CESSMDR	CESSMSC IND	CESSMSC NOT	CESSMSC	CETRS IND	CETRS NUT	CH1=0 CH2=1 IND	CH1=0 CH3=1 IND

SYMBOL	DEFINITION
CH1=1 CH2=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CHI=1 CH2=0 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 3.
CH1=1 CH3=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CHI=1 CH3=0 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 2.
CH2=0 CH3=1 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH2=0 CH3=1 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 1.
CH2=1 CH3=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH2=1 CH3=0 I NDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO
CHANNEL 1 NOT	METHODS TO SELECT CHANNEL 1. INVERSE CHANNEL 1 LEVEL
CHANNEL 1	INVERSE TAPE TRACK 1 LEVEL.
CHANNEL 2 NOT	INVERSE CHANNEL 2 LEVEL.
CHANNEL 2	INVERSE TAPE TRACK 2 LEVEL.
CHANNEL 3 NOT	INVERSE CHANNEL 3 LEVEL.
CHANNEL 3	INVERSE TRACK 3 LEVEL.
CHANNEL 4 NOT	INVERSE CHANNEL 4 LEVEL.
CHANNEL 4	INVERSE TAPE TRACK 4 LEVEL.
CHANNEL 5 NOT	INVERSE CHANNEL 5 LEVEL.
CHANNEL 5	INVERSE TAPE TRACK 5 LEVEL.
CHANNEL 6 NOT	INVERSE CHANNEL 6 LEVEL.

SYMBOL CHANNEL 6	DEFINITION INVERSE TAPE TRACK 6 LEVEL.
CHET	OR INPUT - RESULTANT OF CONCURRING SPECIFIC TAPE READER BITS AND SPECIFIC BIT GATES. CONTROLS DATA SERIAL OUT LATCH.
CHRES	CHANNEL RESET.
CH 1 IND	CHANNEL 1 ERROR, INDICATOR DRIVER OUTPUT.
CH 2 IND	CHANNEL 2 ERROR, INDICATOR DRIVER OUTPUT.
CH 3 IND	CHANNEL 3 ERROR, INDICATOR DRIVER OUTPUT.
CH OR MOD SEL	CHANNEL OR MODULE SELECTION LEVEL.
CH RES R	CHANNEL RESET LEVEL FROM RELAY CONTACT.
CH SEL ERRI	CHANNEL SELECTION ERROR 1.
CH SEL ERR2	CHANNEL SELECTION ERROR 2.
CH SEL ERR3	CHANNEL SELECTION ERROR 3.
CH SEL ERR4	CHANNEL SELECTION ERROR 4.
CH SEL ERRS	CHANNEL SELECTION ERROR 5.
CH SEL ERR6	CHANNEL SELECTION ERROR 6.
CH SEL ERR	CHANNEL SELECTION ERROK.
CH SEL IND	GROUND LEVEL APPLIED TO CHANNEL SELECTION INDICATOR LAMP WHE N CHANNEL OR MODULE SELECTION RELAY IS NOT ENERGIZED.
CH SEL	CHANNEL SELECTION LEVEL.
CIR=MDPH=B8=NOT	INVERSE, CIRCULATE MULTIPLY - DIVIDE PAST HISTORY BIT 8. (AL LOWS SYNC TO PAST HISTORY).

SYMBOL CIR=MDPH=NOT	DEFINITION INVERSE, CIRCULATE MULTIPLY - DIVIDE PAST HISTORY.
CIR=MDPH	CIRCULATE, MULTIPLY - DIVIDE PAST HISTORY.
CIR NOT	INVERSE CIRCULATE.
CIR	CIRCULATE
C=10 ::02	DATA DISPLAY SHIFT REGISTER CONTROL PULSE - NPHC . NBG10.
C-3 NOT	INVERSE CYCLE CONTROL 3 PULSE.
C-3	CYCLE CONTROL 3 PULSE.
C-6 & 8.	DATA DISPLAY SHIFT REGISTER CONTROL PULSE - NPHC . NBG4.
CLE, IND	CLOCK ERROR. INDICATOR DRIVER OUTPUT.
CLE NOT	INVERSE CLOCK FROR LATCH OUTPUT.
CLE SIM NOT	INVERSE CLOCK ERROR, SIMULATED.
CLESIMO	CLOCK ERROR SIMULATED, FAIL TO 0.
CLESIM 1	CLQCK.ERRORSINULATED.FAIL TO 1.
CL DO NOT	RESEL LEVEL RESULTING FROM THE ERROR RESET SWITCH.
COMP REF GRD1-2-3	COMPUTER REFERENCE GROUND, TIE POINTS 1, 2, AND 3
CPE NOT	INVERSE COMPUTER PARITY ERROR LEVEL.
CPE	COMPUTER PARITY, ERROR.
CPHG NOT	INVERSE PAST HISTORY GATE.
CPHG 1 PA	PASICHISTORY, GATE - CO. COROLLO B. CONTROL B. CONTROL B. CONTROL B.
CST ADV INDI	COMPUTER SINGLE - STEP ADVANCE. INDICATOR DRIVER 1 OUTPUT.
~	

SYMBOL	DEFINITION
CST ADV IND2	COMPUTER SINGLE - STEP ADVANCE, INDICATOR DRIVER 2 OUTPUT.
CST OFF IND	COMPUTER SINGLE STEP OFF, INDICATOR DRIVER OUTPUT.
CST ON IND	COMPUTER SINGLE STEP ON, INDICATOR DRIVER DUTPUT.
CSU	CONTROL LEVEL FOR MANUAL ADVANCE OF COMPUTER SINGLE STEP
CTR=GATE	COUNTER GATE.
CTRSA	COMPARE TRANSFER REGISTER SERIAL LEVEL FROM A DRIVE SOURCE.
CTRS NOT	INVERSE COMPARE, TRANSFER REGISTER SERIAL.
CTRS	COMPARE TRANSFER REGISTER SERIAL.
CYC2 AND 3	CYCLE 2 AND 3.
CYC3OR4	CYCLE 3 OR 4.
CYC3 NOT	INVERSE CYCLE 3.
CYC4 NOT	INVERSE CYCLE 4.
CYCL4 NOT	INVERSE CYCLE 4.
CYCO	CYCLE D.
DA COMP IND	DATA ADDRESS COMPARE, INDICATOR DRIVER OUTPUT.
DDA NOT	INVERSE DDA.
DDA	DATA DISPLAY MODE LEVEL FROM A DRIVE SOURCE.
DOCPW	DOUBLE, DELAYED CLOCK PULSE W.
DDDCPW	DELAYED, DELAYED, DELAYED CLOCK PULSE W.

DODDO NOT	INVERSE DDDDD.
00000	TRIS4 OR TRDS4 DURING SELF CHECK AND MEMORY LOAD.
DD IND	DATA DISPLAY MODE INDICATOR DRIVER OUTPUT.
DD NOT	TAPE READER ADDRESS BIT 5 OR TAPE READER OPERAND ADDRESS BIT 5 DURING MEMORY LOAD.
DD RELAY COIL	DATA DISPLAY RELAY COIL (RELAY DRIVER OUTPUT).
QQ	INVERSE TAPE READER ADDRESS BIT 5 OR INVERSE TAPE READER OPERAND ADDRESS BIT 5 DURING MEMORY LOAD.
DDSC1	DATA DISPLAY SHIFT - REGISTER, CONTROL 1.
ODSC2 NOT	INVERSE DATA DISPLAY SHIFT - REGISTER CONTROL 2 LATCH OUTPUT
00562	DATA DISPLAY SHIFT - REGISTER, CONTROL 2.
DEA1EAM	DISAGREEMENT ERROR, CHANNEL AI, ERROR IN EVEN MEMORIES.
DEA1HOPC1 NOT, DEA2HOPC1 NOT A ND DEA3HOPC1 NOT	INVERSE DEALHOPCI, DEAZHOPCI AND DEA3HOPCI OUTPUTS.
DEATHOPCI, DEAZHOPCI AND DEA3H OPCI	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.
DEALMRI NOT	INVERSE DISAGREEMENT ERROR, CHANNEL AI, MRI.
DEAZEAM	DISAGREEMENT ERROR, CHANNEL A2, ERROR IN EVEN MEMORIES.
DEAZMR1 NOT	INVERSE DISAGREEMENT ERROR, CHANNEL A2, MR1.
DEA3EAM	DISAGREEMENT ERROR, CHANNEL A3, ERROR IN EVEN MEMORIES.
DEA3MR1 NOT	INVERSE DISAGREEMENT ERROR, CHANNEL A3, MRI.

SYMBOL	DEFINITION LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET
DIEADR COMP	DATA INTERFACE EXERCIZER ADDRESS COMPARE.
DIEMAN IND	DATA INTERFACE EXERCIZER MANUAL, INDICATOR ORIVER OUTPUT.
DIEMAN	DATA INTERFACE EXERCIZER MANUAL LEVEL.
DIE Al INDI THROUGH DIE A9 IND 1	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9, INDICATOR DRIVER 1 OUTPUTS.
DIE Al IND2 THROUGH DIE A9 IND 2	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9. INDICATOR DRIVER 2 OUTPUTS.
DIE A1 NOT THROUGH DIEA9NOT	INVERSE DATA INTERPACE EXERCIZER ADDRESS REGISTER BITS 1 THR OUGH 9.
DIE ADR CP	ONE OUTPUT OF THE DATA INTERFACE EXERCISER ADDRESS COMPARE L ATCH.
DIE AIL THROUGH DIE A9L	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9, LAMP DRIVER INPUTS.
DIE SGC	DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER LEVEL.
DIES SGC IND	DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER, INDICATO R DRIVER OUTPUT.
DISAI3 NOT	INVERSE DISPLAY AI3.
DISAI3	DISPLAY AI3.
DISTADR	DISPLAY INSTRUCTION ADDRESS DISPLAY REGISTER.
DIS RPT IND	DISPLAY REPEAT, INDICATOR DRIVER OUTPUT.
DIS SIN IND	DISPLAY SINGLE, INDICATOR DRIVER OUTPUT.

SYMBOL DIS SSMDRA	DISPLAY SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LEVEL FRO M DRIVE SOURCE A.
DIS SSMDRB	DISPLAY SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LEVEL FRO M DRIVE SOURCE B.
DLY IN	DELAY CIRCUIT INPUT.
NOG	OR INPUT - RESULTANT OF CONCURRING SPECIFIC TAPE READER BITS AND SPECIFIC BIT GATES. CONTROLS DATA SERIAL OUT LATCH.
DRIVE LEFT	ONE LEVEL - REVERSE RUN TAPE READER.
DRIVE RIGHT	ONE LEVEL - FORWARD RUN TAPE READER.
DSMC NOT	INVERSE DATA SECTOR MODULE COMPARE.
DSMC	DATA SECTOR MODULE COMPARE.
DSMSO NOT	INVERSE DATA SELECTOR, MEMORY - MUDULE SERIAL OUT LATCH OUTP UT.
DSMSO	DATA SELECTOR, MEMORY - MODULE SERIAL GUT LATCH GUTPUT.
050=81	DATA SERIAL OUT, OUTPUT OF GATE 81.
0800	DISPLAY SERIAL OUT GATE.
DSO NOT	INVERSE DATA SERIAL DUT.
DTDRB11ND-8251ND	DATA DISPLAY REGISTER BIT 1 THROUGH BIT 25, INDICATOR DRIVER OUTPUTS.
DTDR81-825	DATA DISPLAY REGISTER BIT 1 THROUGH BIT 25.
DTORB1 NOT THROUGH DTORB25 NOT	INVERSE DATA DISPLAY REGISTER BIT 1 THROUGH B 25.
DIDRCP1A THROUGH DIDRCP4A	DATA DISPLAY REGISTER CLOCK PULSES I THROUGH 4 FROM A DRIVE SOURCES.

SYMBOL	DEFINITION
DIDRCP18 THROUGH DIDRCP48	DATA DISPLAY REGISTER CLOCK PULSES 1 THROUGH 4 FROM B DRIVE SOURCE.
DTDR DATA NOT	INVERSE DATA DISPLAY REGISTER, DATA.
DIDR DATA	DATA DISPLAY REGISTER, DATA.
DTDRSIGN IND	DATA DISPLAY REGISTER SIGN BIT. INDICATOR DRIVER OUTPUT.
DIDRSIGN NOT	INVERSE DATA DISPLAY REGISTER SIGN BIT.
DTDRSIGN	DATA DISPLAY REGISTER SIGN BIT.
DTRPT IND	DATA REPEAT, INDICATOR DRIVER OUTPUT.
DTRPT NOT IND	INVERSE, DATA REPEAT, INDICATOR DRIVER OUTPUT.
DIRPI NOT	INVERSE DATA REPEAT LEVEL.
DTRPT	DATA REPEAT.
DTSO NOT	INVERSE DATA SERIAL OUT LATCH OUTPUT.
DTSO	DATA SERIAL DUT LATCH DUTPUT.
EA19-DP1-3 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EALA1-4 NOT	INVERSE ERROR LEVEL, CHANNEL AI, ADDRESS REGISTER BITS 1-4.
EALA! NOT THROUGH EALA9 NOT	INVERSE ERROR LEVEL, CHANNEL AI, ADDRESS REGISTER BITS 1 THR OUGH 9.
EALAS-8 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BITS 5-8.
EAlai3 IND, EAZAI3 IND AND EA3 Ai3 IND	DISAGREEMENT ERROR, CHANNELS Al, A2 AND A3, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE, INDICATOR DRIVER DUTPUT.

SYMBOL	DEFINITION
EALAI3 NOT, EAZAI3 NOT AND EA3	INVERSE EAIAI3, EAZAI3 AND EA3AI3 LATCH OUTPUTS.
EALAI3, EA2AI3 AND EA3AI3	DISAGREEMENT ERROR, CHANNELS AI, A2 AND A3, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE, LATCH OUTPUT
EALADC IND	ERROR, CHANNEL Al, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA180 NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL AI, BUFFER OSCILLATOR, I NDICATOR DRIVER OUTPUT.
EAIBO NOT NOT	INVERSE INVERTED DISAGREEMENT ERROR, CHANNEL AI, BUFFER OSCI LLATOR.
EAIEAM IND, EAZEAM IND AND EA3	DISAGREEMENT ERROR, CHANNELS AI, AZ AND A3, ERROR IN EVEN ME MORIES, INDICATOR DRIVER OUTPUT.
EALEBM IND	ERROR, CHANNEL A1, ERROR IN (B) ODD MEMORIES, INDICATOR DRIVER OUTPUT.
EALEBM NOT	INVERSE ERROR, CHANNEL AI, ERROR IN (B) ODD MEMORIES LEVEL.
EALGS NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5, INDICATOR DRIVER OUTPUT.
EALGS NOT NOT	INVERSE, INVERTED ERROR, CHANNEL AL BIT GATE GENERATOR LATCH 5.
EALGS NOT	INVERSE ERROR, CHANNEL AL, BIT GATE GENERATOR LATCH 5.
EAIHOPCI IND, EAZHOPCI IND AND EA3HOPCI IND	DISAGREEMENT ERROR, CHANNELS AI, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, INDICATOR DRIVER OUTPUT.
EA1HOPC1 NOT, EA2HOPC1 NOT AND EA3HOPC1 NOT	INVERSE DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.

SYMBOL EAIHOPCI, EA2HOPCI AND EA3HOPC 1	DISAGREEMENT ERROR, CHANNELS AI, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.
EA1-3	ERROR CHANNELS AI THROUGH A3.
EAIMD7 IND, EA2MD7 IND AND EA3 MD7 IND	DISAGREEMENT ERROR, CHANNELS AI, A2 AND A3, MULTIPLICAND - D IVISOR REGISTER LATCH 7, INDICATOR DRIVER OUTPUT.
EAIMD7 NOT. EA2MD7 NOT AND EA3	INVERSE EAIMD7, EA2MD7 AND EA3MD7 LATCH OUTPUTS.
EAIMD7, EA2MD7 AND EA3MD7	DISAGREEMENT ERROR, CHANNELS AI, CHANNEL A2 AND CHANNEL A3, MULTIPLICAND - DIVISOR REGISTER LATCH 7.
EAIMRI IND	ERROR, CHANNEL A1, MRI INDICATOR DRIVER OUTPUT.
EAIMRI NOT	INVERSE ERROR, CHANNEL AI, MRI LATCH OUTPUT.
EALOPI NOT THROUGH EALOP4 NOT	INVERSE ERROR LEVEL, CHANNEL AI, OPERATION CODE BITS 1 THROUGH 4.
EALPB NOT IND	INVERSE ERROR, CHANNEL AI, PHASE B, INDICATOR DRIVER OUTPUT.
EALPB NOT NOT	INVERSE INVERTED ERROR, CHANNEL AI, PHASE B, LATCH OUTPUT.
EALPB NOT	INVERSE ERROR, CHANNEL AI PHASE B. LATCH GUTPUT.
EAIPRO IND, EA2PRO IND AND EA3 PRO IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, OLD PARTIAL PROD UCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD R EMAINDER DURING DIVIDE, INDICATOR DRIVER OUTPUT.
EAIPRO NOT, EAZPRO NOT AND EA3 PRO NOT	INVERSE EAIPRO, EA2PRO AND EA3PRO LATCH OUTPUTS.
EA1PRO, EA2PRO AND EA3PRO	DISAGREEMENT ERROR, CHANNELS AI, A2 AND A3, OF OLD PARTIAL P RODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OL D REMAINDER DURING DIVIDE.
EAITLC IND	ERROR, CHANNEL A1, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR

SYMBOL	DRIVER OUTPUT.
EALTRS IND, EAZTRS IND, EASTRS IND	DISAGREEMENT ERROR, CHANNELS Al, A2 AND A3, TRANSFER REGISTE R SERIAL, INDICATOR DRIVER OUTPUT.
EAITRS NOT, EA2TRS NOT AND EA3 TRS NOT	INVERSE EAITRS, EAZTRS AND EA3TRS LATCH OUTPUTS.
EAITRS, EA2TRS AND EA3TRS	DISAGREEMENT ERROR, CHANNELS Al, A2 AND A3, IRANSFER REGISTE R SERIAL.
EAZA1-4 NDT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 1-4.
EA2A1 NOT THROUGH EA2A9 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 1 THR OUGH 9.
EA2A5-8 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 5-8.
EA2A9-OP1-3 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EA2AOC IND	ERROR, CHANNEL A2, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA2BO NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL A2, BUFFER OSCILLATOR, I NDICATOR DRIVER OUTPUT.
EA280 NOT NOT	INVERSE INVERTED DISAGREEMENT ERROR, CHANNEL A2, BUFFER OSCI LLATOR LEVEL.
EAZEBM IND	ERROR, CHANNEL A2, ERROR IN (B) ODD MEMORIES, INDICATOR DRIV ER OUTPUT.
EAZEBM NOT	INVERSE ERROR, CHANNEL A2, ERROR IN (B) ODD MEMORIES LEVEL.
EA2G5 NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5. INDICATOR DRIVER OUTPUT.
EA2GS NOT NOT	INVERSE INVERTED ERROR, CHANNEL A2, BIT GATE GENERATOR LAICH

SYMBOL	DEFINITION 5.
EA2GS NOT	INVERSE ERROR, CHANNEL AZ, BIT GATE GENERATOR LATCH 5
EA2MR1 IND	ERROR, CHANNEL A2, MR1 INDICATOR DRIVER OUTPUT.
EA2MR1 NOT	INVERSE ERROR, CHANNEL A2, MRI LATCH OUTPUT.
EA20P1 NOT THROUGH EA20P4 NOT	INVERSE ERROR LEVEL, CHANNEL A2, OPERATION CODE BITS I THROUGH 4.
EA2PB NOT IND	INVERSE ERROR, CHANNEL AZ, PHASE B, INDICATOR DRIVER OUTPUT.
EA2PB NOT NOT	INVERSE INVERTED ERROR, CHANNEL AZ PHASE B, LATCH OUTPUT.
EAZPB NOT	INVERSE ERROR, CHANNEL AZ PHASE B, LATCH OUTPUT.
EA2TLC IND	ERROR, CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPUT.
EA3A1-4 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BITS 1-4.
EA3A1 NOT THROUGH EA3A9 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADORESS REGISTER BITS 1 THR OUGH 9.
EA3A5-8 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BITS 5-8.
EA3A9-OPI-3 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EA3AOC IND.	ERROR, CHANNEL A3, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA380 NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL A3, BUFFER OSCILLATOR, I NDICATOR DRIVER OUTPUT.
EA3BO NOT NOT	INVERSE, INVERTED DISAGREEMENT ERROR, CHANNEL A3, BUFFER USCILLATOR LEVEL.

SYMBOL EA3EBM IND	DEFINITION EROR, CHANNEL A3, ERROR IN (B) ODD MEMORIES, INDICATOR DRIV ER OUTPUT.
EA3EBM NOT	INVERSE ERROR; CHANNEL 43, ERROR IN (B) ODD MEMORIES LEVEL.
EA3G5 NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5, INDICATOR DRIVER OUTPUT.
EA3GS NOT NOT	INVERSE INVERTED ERROR, CHANNEL A3, BIT GATE GENERATOR LATCH 5.
EA3G5 NOT	INVERSE ERROR, CHANNEL A3, BIT GATE GENERATOR LATCH 5.
EA3MR1 IND	ERROR, CHANNEL A3, MRI INDICATOR DRIVER OUTPUT.
EA3MR1 NOT	INVERSE ERROR, CHANNEL A3, MRI LATCH DUTPUT.
EA3OP1 NOT THROUGH EA3GP4 NOT	INVERSE ERROR LEVEL, CHANNEL A3, OPERATION CODE BITS 1 THROUGH 4.
EA3PB NOT IND	INVERSE ERROR, CHANNEL A3, PHASE B, INDICATOR DRIVER OUTPUT.
EA3PB NOT NOT	INVERSE INVERTED ERROR, CHANNEL A3, PHASE B, LATCH DUTPUT.
EA3PB NOT	INVERSE ERROR, CHANNEL A3, PHASE B, LATCH OUTPUT.
EASTLC IND	ERROR, CHANNEL A3, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPUT.
EARLY INDI	MEMORY CLOCK EARLY, INDICATOR DRIVER 1 OUTPUT.
EARLY IND2	MEMORY CLOCK EARLY, INDICATOR DRIVER 2 OUTPUT.
11003	ERROR DISAGREEMENT DETECTOR INVERTED OUTPUT 1.
EDD12	ERROR DISAGREEMENT DETECTOR INVERTED OUTPUT 2.
EEEEE NOT	INVERSE EEEEE.

SYMBOL	DEFINITION TRSYLO OR TRDX DURING SELF CHECK AND MEMORY LOAD.
EE NOT	TAPE READER ADDRESS BIT 4 OR TAPE READER OPERAND ADDRESS BIT 4 DURING MEMORY LOAD.
	INVERSE TAPE READER ADDRESS BIT 4 OR INVERSE TAPE READER UPE RAND ADDRESS BIT 4 DURING MEMORY LOAD.
ЕРБИЈК	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET.
EOP	END OF PROGRAM BIT.
EP15	ERROR PULSE 15.
EP2-3	ERROR PULSES 2 THROUGH 13.
ERCEIL	INVERTED GATE OUTPUT WHOSE INPUTS ARE ERROR NOT + COMPARE ER ROR NOT + ILLEGAL PATH NOT.
ERR1 82	ERROR LEVEL 1, OUTPUT OF GATE B2.
ERR1 87	ERROR 1. GATE B7 OUTPUT.
ERRI	ERROR 1
ERR2 82	ERROR LEVEL 2, OUTPUT OF GATE B2.
ERR2	ERROR 2
ERR 18 OR 48 NOT	INVERSE ERR 18 OR 48 LEVEL.
ERR 18 OR 48	ERROR 18 OR 48 - MISSING CLOCK DETECTOR LATCH. CAUSES STOP C LOCK WHEN CLOCKS 1 OR 4 ARE MISSING.
ERR 2B OR 4A NOT	INVERSE ERROR 28 OR 4A LEVEL.
ERR 28 OR 4A	ERROR 28 OR 4A - MISSING CLOCK DETECTOR LATCH. CAUSES STOP C LOCK WHEN CLOCKS 2 OR 4 ARE MISSING.

DEFINITION

E112	ERROR TEST LEVEL. INVERTER 2 OUTPUT.
ETI3	ERROR TEST LEVEL INVERTER 3 OUTPUT.
EV.	EVEN, DATA TRANSFER CONTROL LEVEL.
FEED TRACK	TAPE SPROCKET HOLES FROM WHICH TAPE READER TIMING IS DERIVED THE TIME BETWEEN HOLES IS 2000 + 60 MICROSECONDS BASED ON A TAPE SPEED OF 50 INCHES PER SECOND AND 10 DRIVE HOLES PER
FF NOT	INCH. TAPE READER ADDRESS BIT 3 OR TAPE READER OPERAND ADDRESS BIT 3 DURING MEMORY LOAD.
	INVERSE TAPE READER ADDRESS BIT 3 OR INVERSE TAPE READER OPERAND ADDRESS BIT 3 DURING MEMORY LOAD.
FGHJKL	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET.
FIR WO NOT	INVERSE FIRST WORD LATCH OUTPUT.
FIRMO	ONE OUTPUT OR FIRST WORD LATCH.
FREE RUN SS	FREE RUN SINGLE SHOT
FRR NOT	INVERSE FREE RUN REGISTER.
FRR	FREE RUN REGISTER.
FRSS 50	FREE RUN SINGLE SHOT AND 50 CYCLES PER SECOND MULTIVIBRATOR.
FRTR IND	FREE RUN TAPE READER, INDICATOR DRIVER OUTPUT.
F RUN .	FORWARD RUN TAPE READER.
F START	FORWARD START LEVEL.

SYMBOL

SYMBOL SYMBOL	DEFINITION FORWARD A. TAPE MOTION CONTROL LEVEL FROM A DRIVE SOURCE.
FWD IND	FORWARD, INDICATOR DRIVER OUTPUT.
G1 NOT	ZERO OUTPUT BIT GATE GENERATOR LAICH 1.
61	ONE OUTPUT BIT GATE GENERATOR LATCH 1.
G2 NOT	ZERO DUTPUT BIT GATE GENERATOR LATCH 2.
62	ONE OUTPUT BIT GATE GENERATOR LATCH 2
G3 NOT	ZERO DUTPUT BIT GATE GENERATOR LATCH 3.
63	ONE OUTPUT BIT GATE GENERATOR LATCH 3.
G4 :NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 4
45	ONE OUTPUT BIT GATE GENERATOR LATCH 4.
G5 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 5.
· · · · · · · · · · · · · · · · · · ·	ONE OUTPUT BIT GATE GENERATOR LATCH 5.
G6 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 6.
99	ONE OUTPUT BIT GATE GENERATOR LATCH 6.
G7 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 7.
29	ONE DUTPUT BIT GATE GENERATOR LATCH 7
GACISS	GATE, ADVANCE COMPUTER ONE INSTRUCTION DURING SINGLE STEP.
GG NOT	TAPE READER ADDRESS BIT 2 OR TAPE READER OPERAND ADDRESS BIT 2 DURING MEMORY LOAD.
99	INVERSE TAPE READER ADDRESS BIT 2 OR INVERSE TAPE READER UPERAND ADDRESS BIT 2 DURING MEMORY LOAD.

DEFINITION

GHJKLM	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CA
GMD0	GATE, MULTIPLY - DIVIDE OUT.
CHMH	GATE MULTIPLY MULTIPLY HOLD. ANALYS OF STATES OF STATES OF STATES.
СРНИМО	GATE, PAST HISTORY, MULTIPLY, MULTIPLY - DIVIDE.
GRD SP1	ACME GROUND LEVEL TO SPARE PROBE 1.
GRD?SP2	ACME GROUND LEVEL TO SPARE PROBE 2.
HADR	HISTORY ADDRESS REGISTER.
HELP! NOT	INVERSE ERROR ENABLE LEVEL IN SELF CHECK MODE.
HH NOT	TAPE READER ADDRESS BIT I OR TAPE READER OPERAND ADDRESS BIT 1 DURING MEMORY LOAD.
	INVERSE TAPE READER ADDRESS BIT 1 OR INVERSE TAPE READER OPERAND ADDRESS BIT 1 DURING MEMORY LOAD.
HISTA	ONE OUTPUT, HISTORY INSTRUSTION ADDRESS LATCH
HISTMD7	HISTORY LATCH 7'OF MULTIPLICAND DIVISOR REGISTER.
HIST AI3	HISTORY, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
HIST MRI	HISTORY OF LATCH IN MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
HIST-PPI	HISTORY, PARTIAL PRODUCT 1.
HIST TRS	HISTORY, TRANSFER REGISTER SERIAL LATCH.
	,是是不是有一种的,是是一种的人,就是不是一种的人,也是一种的人,也不是一种的人,也不是一种的人,也是一种的人,也是一种的人,也是一种的人,也是一种的人,也是一种的人,也是一种的人,也是一种的人,也是一种,也是一种,也是一种,也是一种,也是一种,也是一种,也是一种,也是一种

SYMBOL	DEFINITION
HJKLMN	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES COMPARE ERROR, SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LATCH TO SET.
HLT AUTO IND	HALT AUTOMATIC, INDICATOR DRIVER OUTPUT.
HLT INDI	HALT, INDICATOR DRIVER 1 OUTPUT.
HLT IND2	HALT. INDICATOR DRIVER 2 GUTPUT.
HLT MAN IND	HALT MANUAL. INDICATOR DRIVER GUTPUT.
HWC EVEN	HISTORY WORD COUNTER EVEN - LATCH OUTPUT - WORD COUNTER CONTROL LEVEL.
HWC ODD	HISTORY WORD COUNTER ODD - LATCH OUTPUT - WORD COUNTER CONTROL LEVEL.
IAA1 IND-IAA8 IND	INSTRUCTION ADDRESS, ADDRESS BITS I THROUGH 8, INDICATOR DRI Ver Outputs.
IAC NOT	INVERSE INSTRUCTION ADDRESS COMPARE.
IAC	INSTRUCTION ADDRESS COMPARE.
IADRAI NOT-IADRA8 NOT	INVERSE INSTRUCTION ADDRESS DISPLAY REGISTER ADDRESS BITS 1 THROUGH 8:
IA COMP IND	INSTRUCTION ADDRESS COMPARE, INDICATOR DRIVER OUTPUT.
IA RELAY COIL	DRIVER GUTPUT TO INSTRUCTION ADDRESS RELAY COIL.
ILLEGAL PATH IND	ILLEGAL PATH, INDICATOR DRIVER OUTPUT.
INHIBIT	PLUS 4 VOLT LEVEL ROUTED THROUGH NORMALLY OPENED READER INHI BIT RELAY (01A9K15) CONTACTS. INHIBITS LEFT OR RIGHT DRIVE A ND LEFT OR RIGHT BRAKE ON TAPE READER AND SPOOLER.

SYMBOL	DEFINITION
INSBRAB	INSTRUCTION BUFFER REGISTER A, FROM B DRIVE SOURCE.
INSBRA IND	INSTRUCTION BUFFER REGISTER A. INDICATOR DRIVER OUTPUT.
INSBRB IND	INSTRUCTION BUFFER REGISTER B, INDICATOR DRIVER DUTPUT.
INSDROA1-8	INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS 1 THROUGH 8.
INSDROAL NOT -8 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BITS 1 THROUGH 8.
INSDROA9 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BIT 9.
INSDROA9	INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BIT 9.
INSDROP1-4	INSTRUCTION DISPLAY REGISTER OPERATION CODE BITS 1 THROUGH 4
INSD'ROP1 NOT-4 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERATION CODE BITS 1 1 HROUGH 4.
INSOAL IND-INSOA9 IND	INSTRUCTION OPERAND ADDRESS 1 THROUGH 9, INDICATOR DRIVER OL TPUTS.
INSOPI IND-INSOP4 IND	INSTRUCTION OPERATION CODE BITS I THROUGH 4. INDICATOR DRIVER OUTPUIS.
INSSO NOT	INVERSE INSTRUCTION SERIAL OUT LATCH OUTPUT.
INSSN!	INSTRUCTION SERTAL OUT LATCH OUTPUT.
INTERC	INTERRUPT, OUTPUT FROM C DRIVE SOURCE.
INTER INDIAND2	INTERRUPT, IND DRIVER I AND 2 GUTPUTS.
INTER L	INTERRUPT LAMP DRIVER INPUT.
INTER NOT	INVERSE' INTERRUPT.

INV ERR IND	INVERT ERROR, INDICATOR DRIVER OUTPUT.
INV ERR	INVERTERROR LEVELS, CHECKS ERROR CHECK CIRCUITS IN SELF CHE
ISSC NOT	INVERSE INSTRUCTION, SYLLABLE, SECTOR COMPARE.
1880	INSTRUCTION, SYLLABLE, SECTOR COMPARE.
JKLMNP	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES COMPARE ERROR, SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LATCH TO SET.
KLMNPQ	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CA USES COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGISTE R LATCH TO SET.
KSSMD NOT	INVERSE KEEP SECTOR, SYLLABLE, MODULE, DISPLAY.
KWIAF NOT	RESULTS FROM THE PRESENCE OF START SS LEVEL OR ANY OF THE TA PE READER CHARACTER COUNTER BITS. IT GUARANTEES A FULL COMPL IMENT OF TAPE CHARACTERS, AND ALLOWS CLOCK PULSES 3 AND 4 WH ILE IN THE MANUAL MODE.
LACH 1: THRU 6	LATCH I THROUGH 6 OUTPUT. MANUAL TAPE READER READ - OUT CONT ROL LATCH.
LACH 7 NOT	INVERSE LATCH 7.
LACH 7	LATCH 7 - CONTROLS MANUAL SELECTION OF TAPE READER REGISTER.
LAI3	LOAD, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
LAMP TEŠT- 1-6	LAMP TEST, LINES 1 THROUGH 6.
LAMP TEST INT	LAMP TEST INTERNAL-GROUND LEVEL, PREVENTS LAMP TEST WHILE RUNNING TAPE READER.

SYMBOL LARE	DEFINITION LATCH RESET.
LAST	LATCH SET.
LATE INDI	MEMORY CLOCK LATE. INDICATOR DRIVER 1 OUTPUT
L'ATE IND2	MEMORY CLOCK LATE. INDICATOR DRIVER 2 OUTPUT.
LC NOT	INVERT LATCH C'LEVEL
پر	LATCH C - CONTROL LEVEL FOR NINE POSITION COUNTER LE - LM.
N107	LAST DIVIDE.
1 00	LATCH D - CONTROL LEVEL PER LATCH C.
LEDCST NOT	INVERSE, L'EADING EDGE OF COMPUTER SINGLE - STEPPLEVEU.
LEDCST	LEADING EDGE OF COMPUTER SINGLE - STEP LEVEL
LEMMON I	CONTRUL LEVEL - ALLOWS SELECTION OF BRA14P OR BRB14P IN SELF CHECK MODE.
ALEXINOTON S	ZERO OUTPUT OF LATCH E. LATCH
LE	ONE OUTPUT OF LATCH E. ONE OF NINE POSITION COUNTER WHOSE OU
Control of the second of the s	TERM DITTOR I ATCH E
- F	ONE OUTPUT OF LATCH-F. ONE OF NINE POSITION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT STATES OF THE
LG: NOT	ZERO GUTPUT OF LATCH G. TO SECOND
,	ONE OUTPUT OF LATCH G. ONE OF NINE POSTPION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LHNOT	ZEROLOUTPUTGOF LATCH HERERS IN LANGUAGE STREET STREET, STREET STREET
	《阿尔斯·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特·斯特

SYMBOL	DEFINITION
5	ONE DUTPUT OF LATCH H. ONE OF NINE POSITION COUNTER WHOSE DU TPUT ÎS A GATÎNG LEVEL'FOR A CHARACTER COUNTER BIT.
LI NOT	ZERO OUTPUT OF LATCH I.
	ONE DUTPUT OF LATCH I. ONE OF NINE POSITION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LJ NOT	ZERO OUTPUT OF LATCH J.
۲٦ ً	ONE OUTPUT OF LATCH J. ONE OF NINE POSITION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LK NOT	ZERO OUTPUT OF LATCH K.
רא	ONE OUTPUT OF LATCH K. ONE OF NINE POSITION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LL NOT	ZERO DUTPUT OF LATCH L.
77 11	ONE DUTPUT OF LATCH L. ONE OF NINE POSITION COUNTER WHOSE DU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LMA TO THE STATE OF THE STATE O	LATCH M (LM) OUTPUT, FROM DRIVE SOURCE A.
LMO	LATCH MD - A BUFFER LATCH IN THE NINE POSITION COUNTER.
	LATCH OUTPUT, MULTIPLY, MULTIPLY HOLD.
LMNPQR	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CA USES COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH TO SET
LM NGT	ZERO GUTPUT OF LATCH M.
	ONE OUTPUT OF LATCH M. ONE OF NINE POSITION COUNTER WHOSE OU TPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.

INVERSE LOAD, TRANSFER REGISTER SERIAL. LOAD, TRANSFER REGISTER SERIAL. LOAD, TRANSFER REGISTER SERIAL. INVERSE MANUAL CHANNEL LEVEL. MANUAL CHANNEL LEVEL FROM DRIVE SOURCE A. MANUAL MODE LEVEL FROM DRIVE SOURCE A. MANUAL MODE LEVEL FROM DRIVE SOURCE B. MANUAL CHANNEL ERROR GENERATE LEVEL. MANUAL MODE, INDICATOR DRIVER OUTPUT. MANUAL MODE, LOCK NORMAL. INVERSE MEMORY CLOCK NORMAL. MULTIPLY - DIVIDE COUNTER 1, FROM DRIVE SOURCE 1. INVERSE MULTIPLY - DIVIDE COUNTER 1, FROM DRIVE SOURCE 1.	LTRS NOT LTRS LT MANCH NOT MANCH SET A MAN B MAN GATE MAN GATE MAN IND MAN IND MCL MCN MCN MCN MCN MCN MCN MCN MCN MCN MCN
INVENSE MOLITEL - DIVIDE COUNTER I INKO	יייי איניי אייי איניי איניי איניי איניי איניי איניי איניי איניי איניי איניי אי
INVERSE MULTIPLY - DIVIDE COUNTER 1 THROE	MDC1 NOT THROUGH MDC9 NOT
INVERSE MULTIPLY - DIVIDE COUNTER 1 THROUGH 9.	MDC1 NOT THROUGH MDC9 NOT
MULTIPLY - DIVIDE COUNTER 1, FROM DRIVE S	MDC1-1
	HDANS
	NON
	HCNN
	MCL
MANUAL MODE LEVEL.	MAN OR RUN NOT
MANUAL MODE. INDICATOR DRIVER GUTPUT.	MAN IND
	MAN GATE
ATE LEVE	MAN CH ERR GEN
MANUAL MODE LEVEL FROM DRIVE SOURCE B.	MAN 8
MANUAL MODE LEVEL FROM DRIVE SOURCE A.	MAN A
MANUAL CHANNEL SET LEVEL FROM DRIVE SOURC	
MANUAL CHANNEL LEVEL (LATCH DUTPUT).	MANCH
INVERSE MANUAL CHANNEL LEVEL.	MANCH NOT
LAMP'TEST LEVELS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	רַנ
LOAD, TRANSFER REGISTER SERIAL.	LTRS
DEFINITION INVERSE LOAD, TRANSFER REGISTER SERIAL.	

SYMBOL	DEFINITION
MDCA NOT, -CB NOT, -CC NOT, -C D NOT, -CE NOT, -CF NOT, -CG N	INVERSE MULTIPLY - DIVIDE COUNTER A, B, C, D, E, F, G AND H LATCH OUTPUTS.
MDCA, -CB, -CC, -CD, -CE AND C	MULTIPLY - DIVIDE COUNTER A, B, C, D, E AND F LATCH OUTPUTS.
MDCG	MULTIPLY DIVIDE COUNTER G LATCH DUTPUT.
MDCH	MULTIPLY DIVIDE COUNTER H LATCH OUTPUT.
MDCP1 AND MDCP2	MULTIPLY - DIVIDE CLOCK PULSES 1 AND 2.
MDDIS	MULTIPLY - DIVIDE DISPLAY.
MD INH NOT	INVERSE, MULTIPLY - DIVIDE INHIBIT.
MEM SIM IND	MEMORY SIMULATE, INDICATOR DRIVER OUTPUT.
MEM SIM NOT	INVERSE MEMORY SIMULATE MODE LEVEL.
MEM SIM RELAY COIL	MEMORY SIMULATE RELAY COIL (RELAY DRIVER OUT-PUT).
MEM SIM	ONE OUTPUT OF MEMORY SIMULATE LATCH.
MGMR 1	MULTIPLY GATE MRI.
яка	OR INPUT - COMPARE ERROR LEVEL.
ML78 NOT	INVERSE MEMORY EDAD, "OUTPUT LEVEL TO SWITCH 78.
ML78	MEMORY LOAD, OUTPUT LEVEL TO SMITCH 78.
MLA NOT	INVERSE MEMORY LOAD, OUTPUT FROM DRIVE SOURCE A.
MLA	MEMORY LOAD LEVEL FROM A DRIVE SOURCE.
MÜB4.	MEMORY LOAD, OUTPUT FROM GATE 84.

SYMBOL ML B5A AND B	DEFINITION MEMORY LOAD, OUTPUT LEVEL FROM GATE B5, DRIVE SOURCES A AND B.
ML ⁶ 86	MEMORY LOAD INPUT TO GATE 86.
MLTND	MEMORY LOAD MODE, INDICATOR DRIVER OUTPUT.
ML NOT84	INVERSE MEMORY LOAD, OUTPUT FROM GATE 84.
HMHD NOT	INVERSE MULTIPLY, MULTIPLY HOLD, DIVIDE.
MMHO	MULTIPLY - MULTIPLY HOLD DIVIDE.
MNPORS	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH TO SET
MODI A GRD IND THROUGH MOD7 A GRD IND	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 3, INDICATOR LAMPS
MODI 8 GRD IND THROUGH MOD7 8 GRD IND	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 1, INDICATOR LAMPS.
MODI CHI IND-12 THROUGH MOD7 C HI IND ² 12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES I THROUGH 7, CHANNEL 1, INDICATOR LAMPS
MODI"CH2 IND-12 THROUGH MOD7 C H2 IND-12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES I THROUGH 7, CHANNEL 2, INDICATOR LAMPS
MODI CH3 IND-12 THROUGH MOD7 C H3 IND-12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES I THROUGH 7, CHANNEL 3, INDICATOR LAMPS
MODI C GRD IND THROUGH MOD7 C	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 2, INDICATOR LAMPS.
MOD SEL ERR	MODULE SELECTION ERROR.
MOD SEL IND	GROUND LEVEL APPLIED TO MODULE SELECTION INDICATOR LAMP WHEN CHANNEL OR MODULE SELECTION RELAY IS ENERGIZED.

SYMBOL MOD SEL	DEFINITION MODULE SELECTION LEVEL.
MPIO RES	MEMORY REGISTER PROCESS INPUT/OUTPUT RESET.
MTAL-3hDA, MTAL-3XDA, PTAL-3YD A AND MTAL-3ZDA	MISSING TRANSLATED CHANNEL AI THROUGH A3, W.X.Y AND Z CLOCK PULSE DRIVERS TO DATA ADAPTER.
NAI-3DIN	NAND, CHANNELS AI THROUGH A3, DATA IN.
NAT NOT THROUGH NA9 NOT	NAND, INVERSE ADDRESS SELECTION BITS 1 THROUGH 9.
NAI THROUGH NAS	NAND, ADDRESS SELECTION BITS 1 THROUGH 9.
NAII NOT	NAND, INVERSE OUTPUT OF 1ST DELAY LATCH AT THE END OF THE AC CUMULATOR - INSTRUCTION CHANNEL OF 31 MICROSECOND DELAY LINE
NAI I	NAND, OUTPUT OF 1ST DELAY LATCH AT THE END OF THE ACCUMULATO R - INSTRUCTION CHANNEL OF 31 MICROSECOND DELAY LINE.
NAISA	NAND, OUTPUT FROM A DRIVE SOURCE OF THE THIRD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE.
NAI3 B6	NAND DUTPUT OF 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE. INPUT TO GATE 86.
NAI3 NOT	NAND, INVERSE OUTPUT OF 3RD DELAY LATCH AT THE END OF THE AC CUMULATOR — INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
NBG10B NDT	NAND, INVERSE BIT GATE 10, FROM B DRIVE SOURCE.
NBG10 B5	NAND BIT GATE, 10. UUTPUT FROM GATE 85.
NBG10 B7	NAND, BIT GATE 10, GATE B7 OUTPUT.
NBG10	NAND BIT GATE 10 LEVEL.

SYMBOL	DEFINITION
NBG11B NOT	NAND, INVERSE BIT GATE 11, FROM B DRIVE SOURCE.
NBG11 B4	NAND, BIT GATE 11, DUTPUT FROM GATE 84.
NBC11 85	NAND. BIT GATE 11. OUTPUT FROM GATE 85.
NBG11 B7	NAND. BIT GATE 11. GATE B7 OUTPUT
NBG12B NOT	DRIVE SOURCE.
NBG12 B5	NAND, BIT GATE 12, OUTPUT FROM GATE B5.
NBG12 B7	
NBG138 NOT	NAND, INVERSE BIT GATE 13, FROM B DRIVE SOURCE.
NBG13 B4	NAND BIT GATE 13, OUTPUT FROM GATE 84.
NBG13 85	NAND, BIT GATE 13, QUTPUT FROM GATE B5.
NBG13	NAND, BIT GATE 13.
NBG148 NOT	INVERSE, NAND, BIT GATE 14 FROM DRIVE SOURCE B.
NBG1=B1	NAND, BIT GATE 1. INPUT TO GATE B1.
NEGLA NOT THROUGH NBG14A NOT	NAND, INVERSE BIT GATE I THROUGH 14. FROM A DRIVE SOURCES.
NBGIC	NAND, BIT GATE I FROM DRIVE SOURCE C.
NBG1 B3 THROUGH NBG14 B3	NAND BIT GATE I THROUGH BIT GATE 14, OUTPUT OF GATE 02, 83 TIMING DRIVERS.
NBGI B4 THROUGH NBG14 B4	NAND, BIT GATE 1 THOUGH NAND, BIT GATE 14, OUTPUTS FROM GATE 84.
NBG1 B5	NAND, BIT GATE 1, OUTPUT FROM GATE 85.

SYMBOL NBG1 B6 THROUGH NBG14 B6	DEFINITION NAND, BIT GATE 1 THROUGH 14 INPUTS TO GATE B6.
NBG1 B7	NAND, BIT GATE 1, OUTPUT FROM GATE B7.
NBG1 THROUGH 14	NAND, BIT GATE 1 THROUGH 14.
NBG2=81	NAND, BIT GATE 2, INPUT TO GATE 81.
NBG284 AND NBG584	NAND, BIT GATES 2 AND 5 OUTPUTS OF GATE 84.
NBG2B NOT	NAND, INVERSE BIT GATE 2, FROM B DRIVE SOURCE.
NBG2C NUT, -3CNDT, -4CNDT, -6C NDT, -8CNDT, -9CNDT AND -13CND	NAND, INVERSE, BIT GATES 2,3,4,6,8,9, AND 13 FROM C DRIVE SOURCE.
NBG2C	NAND, BIT GATE 2 FROM DRIVE SOURCE C.
NBG2 85	NAND, BIT GATE 2, DUTPUT FROM GATE B5.
NBG2 87	NAND, BIT GATE 2, DUTPUT FROM GATE BT.
NBG38 NOT	NAND, INVERSE BIT GATE 3, FROM B DRIVE SOURCE.
NBG3 B4	NAND. BIT GATE 3. DUTPUT FROM GATE 84.
NBG3 B5	NAND, BIT GATE 3, DUTPUT FROM GATE B5.
NBG3 B7	NAND, BIT GATE 3, GATE 87 OUTPUT.
NBG48 NOT	NAND, INVERSE BIT GATE 4, FROM B DRIVE SOURCE.
NBG4C	NAND, BIT GATE 4 FROM DRIVE SOURCE C.
NBG4 B5	NAND, BIT GATE 4, DUTPUT FROM GATE 85.
NBG4 B7	NAND, BIT GATE 4, GATE B7 OUTPUT.
NBG58 NOT	NAND, INVERSE BIT GATE 5, FROM B DRIVE SOURCE.

SYMBOL NBG5C NOT	DEFINITION INVERSE, NAND, BIT GATE 5 FROM DRIVE SOURCE C.
NBGSC	NAND, BIT GATE 5 FROM DRIVE SOURCE C.
NBG5 B5	NAND, BIT GATE 5, OUTPUT FROM GATE 85.
NBG5 B7	NAND, BIT GATE 5, GATE B7 OUTPUT.
NBG6B NOT	NAND, INVERSE BIT GATE 6, FROM B DRIVE SOURCE.
NBG6 85	NAND, BIT GATE 6, UUTPUT FROM GATE B5.
NBG7B NOT	INVERSE, NAND, BIT GATE 7, FROM B DRIVE SOURCE.
NBG7 B7	NAND, BIT GATE 7, GATE B7 OUTPUT.
NBG88 NOT	NAND, INVERSE BIT GATE 8, FROM B DRIVE SOURCE.
NBG8 B7	NAND, BIT GATE 8, GATE B7 OUTPUT.
NBG9B NOT	DRIVE
NBG9 84	NAND, BIT GATE 9, OUTPUT FROM GATE 84.
NBG9 B7	NAND, BIT GATE 9, GATE B7 OUTPUT.
NBGIB NOT	NAND, INVERSE BIT GATE 1, FROM B DRIVE SOURCE.
NBGIC NOT	INVERSE " NAND, BIT GATE I FROM DRIVE SOURCE C.
NCPFE NOT	NAND, INVERSE CLOCK PULSE X FROM F DRIVE SOURCE.
NCPW1 NOT	NAND, INVERSE CLOCK PULSE W FROM DRIVE SOURCE 1.
NCPW2 NOT	NAND, INVERTED CLOCK PULSE W FROM DRIVE SOURCE 2.
NCPWB NOT	NAND, INVERSE CLOCK PULSE W, FROM B DRIVE SOURCE.
NCPHC: NOT	NÁND, INVERSE CLÔCK PULSE W FROM C DRIVE SOURCE.

SYMBOL	DEF IN I TION
NCPWD NOT	NAND, INVERSE W CLOCK PULSE DELAYED.
NCPWEI	NAND, CLOCK PULSE W, FROM DRIVE SOURCES E, 1.
NCPWE2	NAND, CLOCK PULSE W, FROM DRIVE SOURCES E, 2.
NCPWE NOT	NAND, INVERSE CLOCK PULSE W FROM E DRIVE SOURCE.
NCPWF1	NAND, CLUCK PULSE W FROM DRIVE SOURCES F, 1.
NCPWF NOT	NAND. INVERSE CLOCK PULSE W FROM F DRIVE SOURCE.
NCPWG	NAND, CLOCK PULSE W FROM G DRIVE SOURCE.
NCPEH	NAND, CLOCK PULSE W FROM H DRIVE SOURCE.
NCPW B3	NAND, CLOCK PULSE W, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NCPW B4	NAND, CLOCK PULSE W, DUTPUT FROM GATE 84.
NCPW 84, -X84, -Y84 AND -Z84 -	NAND CLOCK PULSES W,X,Y AND Z, OUTPUTS FROM GATE 84.
NCPW 86	NAND, CLOCK PULSE W INPUT TO GATE 86.
NCPW F2	NAND, CLOCK PULSE W, FROM DRIVE SOURCES F, 2.
NCPW, X, YAND Z	NAND, CLOCK PULSES W, X, Y AND Z.
NCPX1 NOT	NAND INVERTED CLOCK PULSE X FROM DRIVE SOURCE 1.
NCPX2 NOT	NAND INVERTED CLOCK PULSE X FROM DRIVE SOURCE 2.
NCPXB NOT	NAND, INVERSE CLOCK PULSE X, FROM B DRIVE SOURCE.
NCPXC NOT	NAND, INVERSE CLOCK PULSE X FROM C DRIVE SOURCE.
NCPXD NOT	NAND. INVERSE X CLOCK PULSE DELAYED.

SYMBOL NCPXE NOT	DEFINITION NAND, INVERSE CLOCK PULSE X FROM E DRIVE SOURCE.
NCPXE	NAND, CLOCK PULSE X, FROM DRIVE SOURCE E.
NCPXF	NAND, CLOCK PULSE X FROM DRIVE SOURCE F.
NCPXG	NAND, CLOCK PULSE X FROM G DRIVE SOURCE.
NCPXH	NAND, CLOCK PULSE X FROM H DRIVE SOURCE.
NCPX B3	NAND, CLOCK PULSE X, OUTPUT OF GATE 02, B3 TIMING
NCPX B6	NAND CLOCK PULSE X INPUT TO GATE B6.
NCPYI NOT	NAND, INVERTED CLOCK PULSE Y FROM DRIVE SOURCE 1.
NCPY2 NOT	NAND INVERTED CLOCK PULSE Y FROM DRIVE SOURCE 2.
NCPYB NOT	NAND, INVERSE CLOCK PULSE Y, FROM B DRIVE SOURCE.
NCPYC NOT	NAND, INVERSE CLOCK PULSE Y FROM C DRIVE SOURCE.
NCPYD NOT	NAND, INVERSE Y CLOCK PULSE DELAYED.
NCPYEI	NAND, CLOCK PULSE Y, FROM DRIVE SOURCES E, 1.
NCPYE2	NAND, CLOCK PULSE Y, FROM DRIVE SOURCES E, 2.
NCPYE NOT	NAND, INVERSE CLOCK PULSE Y FROM E DRIVE SOURCE.
NCPVFI	NAND, CLOCK PULSE Y FROM DRIVE SOURCES F, 1.
NCPYF2	NAND, CLOCK PULSE Y FROM DRIVE SOURCES F. 2.
NCPYF NOT	NAND, INVERSE CLUCK PULSE Y FROM F DRIVE SOURCE.
NCPYF	NAND, CLOCK PULSE Y FROM DRIVE SOURCE F.
NCPYG	NAND, CLOCK PULSE Y FROM G DRIVE SOURCE.

SYMBOL	DEFINITION
NCPY B3	NAND, CLOCK PULSE Y, QUTPUT OF GATE 02, B3 TIMING DRIVER.
NCPY 84A	NAND, CLOCK PULSE Y, OUTPUT FROM GATE 84, DRIVE SOURCE A.
NCPY 84	NAND, CLOCK PULSE Y, OUTPUT FROM GATE 84.
NCPY 86	NAND CLOCK PULSE Y INPUT TO GATE 86.
NCPZ1 NOT	NAND, INVERTED CLOCK PULSE Z FROM DRIVE SOURCE 1.
NCP22 NOT	NAND, INVERTED CLOCK PULSE Z FROM DRIVE SOURCE 2.
NCPZB NOT	NAND, INVERSE CLOCK PULSE Z, FROM B DRIVE SOURCE.
NCP2C NOT	NAND. INVERSE CLOCK PULSE Z FROM C DRIVE SOURCE.
NCPZD NOT	NAND. INVERSE 2 CLOCK PULSE DELAYED.
NCPZE1	NAND, CLOCK PULSE 2, FROM DRIVE SOURCES E, 1.
NCP2E2	NAND, CLOCK PULSE 2, FROM DRIVE SOURCES E, 2.
NCPZE NOT	NAND. INVERSE CLOCK PULSE Z FROM E DRIVE SOURCE.
NCPZF NOT	NAND. INVERSE CLOCK PULSE Z FROM F DRIVE SOURCE.
NCPZF	NAND, CLOCK PULSE Z FROM DRIVE SOURCE F.
NCPŽ 83	NAND, CLOCK PULSE Z, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NCP2 84	NAND, CLOCK PULSE 2, OUTPUT FROM GATE 84.
NCPZ B6	NAND CLOCK PULSE 2 INPUT TO GATE B 6.
NCST1 NOT	NAND. INVERSE COMPUTER SINGLE - STEP LEVEL FROM DRIVE SOURCE 1.
NCST1	NAND, COMPUTER SINGLE - STEP LEVEL FROM DRIVE SOURCE 1

SYMBOL	DEFINITION
NCST NOT	NAND, INVERSE COMPUTER SINGLE STEP CONTROL.
NCST	NAND, COMPUTER SINGLE - STEP.
NDIV NOT	NAND, INVERSE DIVIDE LATCH OUTPUT.
NDIV	NAND, DIVIDE LATCH GUTPUT.
NDLP	NO DELAY LINE PROCESSION.
NEAM IND	NAND, ERROR IN EVEN MEMORIES, INDICATOR DRIVER OUTPUI
NEAM	NAND, ERROR IN EVEN MEMORIES LEVEL.
NEBR IND	NAND, ERROR IN (8) ODD MEMORIES, INDICATOR DRIVER OU!
NEBE	NAND, ERROR IN ODD MEMORIES LEVEL.
NEP13 IND1	NAND, ERROR PULSE 13, INDICATOR DRIVER 1 OUTPUT.
NEP13 IND2	NAND ERROR PULSE 13, INDICATOR DRIVER 2 OUTPUT.
NEP15 IND	NAND, ERROR PULSE 15, INDICATOR DRIVER OUTPUT.
NEP15	NAND, ERROR PULSE 15. (GENERATED ON LOGIC PAGE 15).
NEP2 IND THROUGH NEP13 IND	NAND, ERROR PULSE 2 THROUGH 13, INDICATOR DRIVER GUTP
NEP2 THROUGH NEP13	NAND, ERROR PULSE 2 THROUGH 13. (GENERATED ON LOGIC P THROUGH 13)
NERR RESI-3	NAND, ERROR RESET, LINES I THROUGH 3.
NERR TEST 1-3	NAND, ERROR TEST, LINES 1 THROUGH 3.
NG5 NOT	NAND, INVERSE DUTPUT OF BIT GATE GENERATOR LATCH 5.
NGS	NAND, ONE OUTPUT OF BIT GATE GENERATOR LATCH 5.

INVERSE, NAND, OPERATION CODE BITS 1 THROUGH 4.

1.

DEFINITION	NAND, INVERSE HALT.	NAND, HALT LEVEL.	NAND, INVERSE HOP CONSTANT FOR STORAGE DURING INTERRUPT OPER ATION, LATCH OUTPUT.	NAND, LATCH OUTPUT WHICH GENERATES THE HOP CONSTANT FOR STOR AGE DURING AN INTERRUPT OPERATION.	INVERSE, MEMORY CLOCK NOMINAL, NAND.	NAND, LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGISTER - IN Put to gate 86.	NAND, INVERSE LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGIS TER - INPUT TO GATE B6.	NAND, INVERSE LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGIS Ter.	NAND, LATCH 7 DUTPUT OF MULTIPLIPLICAND - DIVISOR REGISTER	NAND, INVERSE MULTIPLY, MULTIPLY HOLD LATCH OUTPUT.	NAND, MULTIPLY, MULTIPLY HOLD LATCH OUTPUT.	NAND, ZERO LATCH OUTPUT IN THE MULTIPLIER - QUOTIENT, PRODUC T QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMUL ATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.	NAND, OUTPUT OF LATCH IN MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SYMBOL	NOT	NHLT	NHOPC1 NOT	NHOPCI	NHCNN	NMD7 86	NMD7 NOT 86	NMD7 NOT	NMD7.	NAMH NOT	NAME	NMR1 NOT	NAR.

NOP1 NOT THROUGH NOP4 NOT

SYMBOL	DEFINITION
NOP1 THROUGH NOP4	NAND, OPERATION CODE BITS 1 THROUGH 4
NGRMAL INDI	MEMORY CLOCK NORMAL, INDICATOR DRIVER 1 GUIPUT.
NORMAL IND2	MEMORY CLOCK NORMAL, INDICATOR DRIVER 2 DUTPUT.
NPB NOT	NAND, INVERSE PHASE B.
NPB	NAND, PHASE B, VOTED OUTPUT OF COMPUTER.
NPHAA NOT	NAND, INVERSE PHASE A, FROM DRIVE SOURCE A.
NPHAB NOT	NAND, INVERSE PHASE A, FROM B DRIVE SOURCE.
NPHAC NOT,NPHBC NOT ANDNPHCC NOT	NAND, INVERSE, PHASE A, B AND C FROM C DRIVE SOURCE.
NPHAC	NAND, PHASE A FROM C DRIVE SOURCE.
NPHA B3	NAND, PHASE A, GUTPUT OF GATE 02, B3 TIMING DRIVER.
NPHA B4A	NAND, PHASE A, OUTPUT OF GATE 84 DRIVE SOURCE A.
NPHA 84, -884 AND -C84	NAND PHASES A, B AND C OUTPUTS FROM GATE 84.
NPHA B5	NAND, PHASE A, DUTPUT FROM GATE 85.
NPHA BGA AND B	NAND, PHASE A INPUT TO GATE B6 FROM A AND B DRIVE SOURC
NPHA B7	NAND, PHASE A, GATE B7 OUTPUT.
NPHB'A · NOT	NAND, INVERSE PHASE B, FROM DRIVE SOURCE A.
NPHBB NOT	NAND, INVERSE PHASE B, FROM B DRIVE SOURCE.
NPHBC	NAND, PHASE B FROM DRIVE SOURCE C.
NPHB B3	NAND, PHASE B, QUTPUT OF GATE 02, B3 TIMING DRIVER.

]

SYMBOL	DEFINITION
NPHB B4A	NAND, PHASE B, GUTPUT OF GATE B4 DRIVE SOURCE A.
NPH8 B4	NAND, PHASE B OUTPUT OF GATE 84.
NPHB B5	NAND PHASE 8. OUTPUT FROM GATE 85.
NPHB B6A AND B	NAND, PHASE B INPUT TO GATE B6 FROM A AND B DRIVE SOURCES.
NPH8 87	NAND, PHASE B, GATE B7 OUTPUT.
NPHCA NOT	NAND. INVERSE PHASE C. FROM DRIVE SOURCE A.
NPHCB NOT	INVERSE, NAND, PHASE C, FROM B DRIVE SOURCE.
NPHC AND NBG11	NAND, PHASE C AND NAND, BIT GATE 11.
NPHC B3	NAND, PHASE C, GUTPUT OF GATE 02, B3 TIMING DRIVER.
NPHC B4A	NAND, PHASE C, GUTPUT OF GATE 84 DRIVE SOURCE A
NPHC B5	NAND, PHASE C, DUTPUT FROM GATE B5.
NPHC B6	NAND, PHASE C INPUT TO GATE B6.
NPHC B7	NAND, PHASE C. GATE B7 DUTPUT.
NPIO	NAND, DECODED PROCESS INPUT/OUTPUT OPERATION.
NPQRST	LOGIC TIE POINT - COMPARE ERROR LEVEL WHICH CAUSES THE COMPA RE ERROR BUFFER REGISTER 14 LATCH TO BE SET AT CYCLE 4 AND N AND BIT GATE 6 TIME.
NPRO B6	NAND, OUTPUT OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DUR ING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDE R DURING DIVIDE, INPUT TO GATE B6.
NPRO NOT	NAND, INVERSE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPE RATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE, LATCH

SYMBOL	OUTPUT.
NPRO	NAND, OUTPUT OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DUR ING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDE R DURING DIVIDE.
NSCALBO NOT	INVERSE, NAND. SELF CHECK, CHANNEL AI. BUFFER OSCILLATOR.
NSCALEAM	NAND, SELF CHECK, CHANNEL AI, ERROR IN (A) EVEN MEMORIES.
NSCALEBM	NAND, SELF CHECK, CHANNEL AI, ERROR IN (B) DDD MEMORIES.
NSCA1G5 NOT	NAND, INVERSE, SELF CHECK, CHANNEL AI, BIT GATE GENERATOR 5.
NSCA1-3A1-9	NAND, SELF CHECK CHANNELS AI THROUGH A3, ADDRESS BITS I THROUGH 9.
NSCA1-30P1-4	NAND, SELF CHECK CHANNELS AI THROUGH A3, OPERATION CODE BITS 1 THROUGH 4.
NSCATPB NOT	NAND, INVERSE SELF CHECK, CHANNEL AZ, PHASE B.
NSCAITLC	NAND, SELF CHECK, CHANNEL AL, TWO SIMULTANEOUS MEMORY ERRURS (AN ABORT CONDITION).
NSCALTRS	NAND, SELF CHECK, CHANNEL AI, TRANSFER REGISTER SERIAL
NSCALUDA	NAND; SELF CHECK, CHANNEL A1, W CLOCK PULSE DRIVER TO DATA A DAPTER
NSCALXDA	NAND, SELF CHECK, CHANNEL AI, X CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCALYDA CONTRACTOR CO	NAND, SELF CHECK, CHANNEL AL, Y CLOCK PULSE DRIVER TO DATA A
NSCA12D&	NAND. SELF CHECK, CHANNEL AL, Z CLOCK PULSE DRIVER TO DATA A DAPTER.
	一般の一般の一般の一般の一般の一般を持ちましている。 1986年の198日の198日の198日の198日の198日の198日の198日の198日

SYMBUL NSCAZAI3	DEFINITION NAND, SELF CHECK, CHANNEL AZ, AI3 LEVEL.
NSCA2BO NOT	INVERSE, NAND, SELF CHECK, CHANNEL A2, BUFFER OSCILLATOR.
NSCA2EAM	NAND, SELF CHECK, CHANNEL AZ, ERROR IN (A) EVEN MEMORIES.
NSCA2EBM	NAND, SELF CHECK, CHANNEL AZ, ERROR IN (B) ODD MEMORIES.
NSCA265 NOT	NAND, INVERSE SELF CHECK, CHANNEL A2, BIT GATE GENERATOR 5.
NSCA2PB NOT	NAND, INVERSE SELF CHECK, CHANNEL A2, PHASE B.
NSCA2TLC	NAND, SELF CHECK, CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION).
NSCAZTRS	NAND, SELF CHECK, CHANNEL AZ, TRANSFER REGISTER SERIAL.
NSCA2WDA	NAND, SELF CHECK, CHANNEL A2, W CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCAZKDA	NAND, SELF CHECK, CHANNEL A2, X CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA2YDA	NAND, SELF CHECK, CHANNEL A2, Y CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA22DA	NAND, SELF CHECK, CHANNEL A2, Z CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3AI3	NAND, SELF CHECK, CHANNEL A3, AI3 LEVEL.
NSCA3BO NOT	INVERSE, NAND, SELF CHECK, CHANNEL A3, BUFFER OSCILLATOR.
NSCABEAM	NAND, SELF CHECK, CHANNEL A3, ERROR IN (A) EVEN MEMORIES.
NSCA3EBM	NAND, SELF CHECK, CHANNEL A3, ERROR IN (B) ODD MEMORIES.
NSCA3G5 NOT	NAND, SELF CHECK, CHANNEL A3, BIT GATE GENERATOR 5.

SYMBOL NSCA3PB NOT	DEFINITION NAND, INVERSE SELF CHECK, CHANNEL A3, PHASE B.
NSCA3TLC	NAND, SELF CHECK, CHANNEL A3, TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION).
NSCAJTRS	NAND, SELF CHECK, CHANNEL A3, TRANSFER REGISTER SERIAL.
NSCABWDA	NAND, SELF CHECK, CHANNEL A3, W CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3XDA	NAND, SELF CHECK, CHANNEL A3, X CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCABYDA	NAND, SELF CHECK, CHANNEL A3, Y CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3ZDA	NAND, SELF CHECK, CHANNEL A3, Z CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCBRA14P	NAND, SELF CHECK, BUFFER REGISTER A. BIT 14. (SPECIAL PARITY BIT).
NSCBRB14P	NAND SELF CHECK, BUFFER REGISTER B. BIT 14. (SPECIAL PARITY BIT).
NSP1 NOT	NAND, INVERSE SPARE PROBE 1.
NSP2 NOT	NAND, INVERSE SPARE PROBE 2.
NSTO NOT	NAND, INVERSE STORE INSTRUCTION.
NTLC IND	NAND, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPU
NTLC	NAND, TWO SIMULTANEOUS MEMORY ERRORS LEVEL.
NTRS B6	NAND, OUTPUT OF TRANSFER REGISTER SERIAL LATCH. INPUT TO GATE 86.

SYMBOL NTRS NOT	DEFINITION NAND, INVERSE TRANSFER REGISTER SERIAL LATCH OUTPUT.
NTRS	NAND, TRANSFER REGISTER SERIAL LATCH OUTPUT
NUT	SAMPLE ERRUR GATE FOR THE CEPIDA LATCH.
OAC NOT	INVERSE OPERAND ADDRESS COMPARE.
OAC	OPERAND ADDRESS COMPARE.
000	ODD, DATA TRANSFER CONTROL LEVEL
OLIVE	ERROR SIGNAL ASSOCIATED WITH DATA TRANSFER DURING MEMORY LOA D PREVENTS SPARE PROBE TURN ON OF DISPLAY SHIFT REGISTER.
ONE NOT OR FOUR NOT	TAPE READER OPERATION CODE BIT 1 AND TAPE READER OPERATION CODE BIT 4 DECODED.
ONE NOT OR TWO NOT	TAPE READER OPERATION CODE BIT 1 AND TAPE READER OPERATION CODE BIT 2 DECODED.
OPA1	OPERATION CODE, CHANNEL AI CONTROL.
OPA2	OPERATION CODE, CHANNEL A2 CONTROL.
OPA3	OPERATION CODE, CHANNEL A3 CONTROL.
OPC	OPERATION CODE COMPARE.
OPER R	OPERATE ADDRESS SERIALIZER PARITY BIT LATCH.
OPER (R)	OPERATE POWER A ONE LEVEL WHEN POWER IS UP.
OPER(R) NOT	INVERSE OPERATE POWER.
OVERRIDE INDI	OVER RIDE ERROR, INDICATOR DRIVER 1.
OVERLIDE IND2	OVERRIDE ERROR, INDICATOR DRIVER 2.

SYMBOL PAST IND	DEFINITION PAST, INDICATOR DRIVER OUTPUT.
PHASE DUT NOT	INVERTED PHASE OUT - SYNC LEVEL FOR SPARE PROBE ON - OFF.
PHASE DUT	PHASE OUT - SYNC LEVEL FOR SPARE PROBE ON - OFF.
PHB 866 CPX	PHASE 8 AND BIT GATE 6 AND CLOCK PULSE X.
PHG	PAST HISTORY GATE.
PHI NOT	INVERSE PAST HISTORY INHIBIT LEVEL.
PHM=A=NOT	INVERSE, PAST HISTORY MODE, FROM A DRIVE SOURCE.
PHMDC=EV	PAST HISTORY MULTIPLY - DIVIDE COUNTER EVEN.
PHMDC=INH=NOT	INVERSE PAST HISTORY MULTIPLY - DIVIDE COUNTER INHIBIT.
PHMDCA NOT	INVERSE A OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCA	A DUTPUT OF THE PAST HISTORY, MULTIPLY - DIVIDE COUNTER.
PHMDCC NOT	INVERSE, C GUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
РНМОСС	
PHMDCO NOT	INVERSE, D GUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
РНМОСО	
PHMDCE NOT	INVERSE, E OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCE	E OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCF NOT	INVERSE F OUTPUT OF THE PAST HISTORY MULTIPLY DIVIDE COUNTER
	「一日の日本の日本の日本の大学」の「日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日

	•
PHMDCF	F OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDC NOT	INVERSE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
РНМОС	PAST HISTORY MULTIPLY - DIVIDE COUNTER.
РНММНО	PAST HISTORY, MULTIPLY - MULTIPLY HOLD DIVIDE.
PHM NOT	INVERSE PAST HISTORY MODE.
MHA	PAST HISTORY MODE
PHS SYNC ERR NOT	INVERSE PHASE SYNC ERROR.
PIO1 THROUGH PIO3	PROCESS INPUT - OUTPUT LEVEL FROM DRIVE SOURCES 1 THROUGH
PIO ABI3D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 13 DELAYED.
PIO AB130	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 13 DELAYED.
PIO AB18 NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 18.
PIO ABI IND. THROUGH PIO AB25 I ND	PROCESS INPUT OUTPUT ACCUMULATOR REGISTER BIT 1 THROUGH BI 25, INDICATOR DRIVER OUTPUT.
PIO ABI THROUGH B25	PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 1 THROUGH BI 25.
PIO AB22D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 22 DELAYED.
PIO AB220	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 22 DELAYED.
PIO AB250 NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 25 DELAYED.
PIG AB250	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 25 DELAYED.
PIO AB4D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 4 DELAYED.

DEFINITION

SYMBOL	DEFINITION
PIO AB4D	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 4 DELAYED.
PIO AB9 NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 9.
PIO ABD	PROCESS INPUT/OUTPUT ACCUMULATOR BITS DELAYED.
PIO A SIGN IND	PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER SIGN BIT, INDICATOR OBRIVER OUTPUT.
PIO A SIGN NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER SIGN BIT LEVEL.
PIO A SIGN	PROCESS INPUT/DUTPUT ACCUMULATOR SIGN BIT LEVEL.
PIG MB130 NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 13 DELAYED.
PIO MB130	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 13 DELAYED.
PIO MBIA	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT I FROM A DRIVE SOUR CE.
PIO MBI IND THROUGH PIO MB25 I ND	PROCESS INPUT OUTPUT MEMORY REGISTER BIT I THROUGH BIT 25, I NDICATOR DRIVER OUTPUT.
PIO MBI NOT THROUGH B25 NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 1 THROUGH B IT 1 THROUGH, BIT 25.
PIO MB1 THROUGH 825	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 1 THROUGH BIT 25.
PIO MB220 NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 22 DELAYED.
PIO MB220	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 22 DELAYED.
PIG MB25D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 25 DELAYED.
PIG MB250	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 25 DELAYED.
PIO MB4D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 4 DELAYED.

DEFINITION	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 4 DELAYED.	PROCESS INPUT/OUTPUT MEMORY REGISTER BITS DELAYED.	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT FROM A DRIVE OURCE.	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT, INDICATOR DRI VER OUTPUT.	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT.	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT.	INVERSE PROCESS INPUT/OUTPUT RESET.	ACME PLUS 6 VOLTS TO SPARE PROBE 1.	ACME PLUS 6 VOLTS TO SPARE PROBE 2.	CONTROL GATE DURING CORRECT HISTORY WORD WHICH ALLOWS SPARE PROBE TURN ON OF DISPLAY SHIFT REGISTER.	PARTIAL PRODUCT - QUOTIENT 1 THROUGH 12.	PRESENT, INDICATOR DRIVER GUTPUT.	PHASE SYNC ERROR, INDICATOR DRIVER OUTPUT.	PULSE TO GENERATE W DELAYED CLOCK	PULSE TO GENERATE W CLUCK.	PULSE TO GENERATE X DELAYED CLOCK.	PULSE TO GENERATE X CLOCK.	PULSE TO GENERATE Y DELAYED CLOCK
SYMBOL	P10 M840	PIO MBD	PIO M SIGNA	PIO M SIGN IND	PIO M SIGN NOT	PIO M SIGN	PIO RES NOT	PLUS 6 SP1	PLUS 6 SP2	PODC	PPQ1 THROUGH PPQ12	PRESENT IND	PSE IND	PTGWD	PTGW	PTGXD	PTGX	PIGYD

SWITCH 78, DECK A, POLE X, CONTROL GROUND WHICH ALLOWS SERIAL REGISTER TRANSFER.

SYMBOL	NC11 IN I HIG
RES SSMBRB	RESET, SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRIVE SOURCE B.
REWIND FWD	REWIND FORWARD.
REWIND REV	REWIND REVERSE.
RMDIS	RESET ON MRI DURING DIVIDE, CONTROL LEVEL.
R NOT	INVERSE ADDRESS SERIALIZER PARITY BIT LATCH GUTPUT.
R RUN	REVERSE RUN TAPE READER.
×	ADDRESS SERIALIZER PARITY BIT LATCH GUTPUT.
RTROP3 NOT	INVERSE RESET TAPE READER OPERATION BIT 3.
RTROP3	RESET TAPE READER OPERATION BIT 3.
RUN-A. B AND C	AND C DENOTES DRIVE SOURCES. TAPE READER RUN LEVEL. (ONE OUTPUT LEVEL OF A TRATCH. A, B
RUN NOT	INVERSE TAPE READER RUN LEVEL.
RVSA	REVERSE LEVEL FROM A DRIVE SOURCE.
RVS IND	REVERSE, INDICATOR DRIVER OUTPUT.
08	STEERING LEVEL O - CONTROL LEVEL FOR PHASE A GENERATION.
51	STEERING LEVEL 1 - CONTROL LEVEL FOR PHASE B GENERATION.
25	STEERING LEVEL 2 - CONTROL LEVEL FOR PHASE C GENERATION.
S78ABX3G	SWITCH 78, DECK A, POLE BX, PIN 3 CONTROL GROUND WHICH ALLOW S SWITCHING AI3 DATA.

S78AXG

SYMBOL	DEFINITION
S78CxxG	SWITCH 78, DECK C.POLE XX, CONTROL GROUND WHICH ALLOWS CERTA IN SWITCH INFORMATION.
SAIDT	SELF - CHECK, CHANNEL AI, DATA LEVEL.
SA1-3CST NOT	SHIELD, INVERSE CHANNEL AT THROUGH A3 COMPUTER SINGLE - STEP
SA1-3HLT	H A3 HALT.
SA1-3TER	SHIELD, CHANNEL AT THROUGH A3, TIMING ERROR RESET.
SAZDT	SELF - CHECK, CHANNEL A2, DATA LEVEL.
SABOT	SELF - CHECK, CHANNEL A3, DATA LEVEL.
SALLY	LEVEL CAUSES TAPE POWER RELEASE GROUND IF TAPE DOES NOT STOP WITHIN 50 MILLISECOND.
SAM ERRS	SAMPLE ERRORS LEVEL.
SAIA	SHIFT ACCUMULATOR PULSE A FROM DRIVE SOURCE 1.
SA 18	SHIFT ACCUMULATOR PULSE B FROM DRIVE SOURCE 1.
SA 1C	SHIFT ACCUMULATOR PULSE C FROM DRIVE SOURCE 1.
SALIO	SHIFT ACCUMULATOR PULSE D FROM DRIVE SOURCE 1.
4.5.3.4.2.3.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4	SHIET ACCUMULATOR PULSE A FROM DRIVE SOURCE 2.
SA 28	SHIFT ACCUMULATOR PULSE B FROM DRIVE SOURCE 2.
S.A. 2C.	SHIFT ACCUMULATOR PULSE C FROM DRIVE SOURCE 2.
SA 20	SHIFT ACCUMULATOR PULSE D FROM DRIVE SOURCE 2.
SBI	SWITCH BOUNCE INHIBIT.
	,是一个人,也是一个人,我们也就是一个人,也是一个人,我们就是一个人,我们也没有一个人,也不是一个人,也不是一个人,也是一个人,也是一个人,我们也是一个人,我们也不是一个人,我们也不是一个人,我们也不

SYMBOL	DEFINITION SELF CHECK, CHANNEL AI, INVERSE ADDRESS - SELECTION BIT 1
SCALAZN	CHANNEL
SCALABN	SELF CHECK, CHANNEL AI, INVERSE ADDRESS - SELECTION BIT 3
SCAla4N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 4
SCAlASN	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 5
SCAlA6N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 6
SCALA7N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 7
SCALABN	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 8
SCA1A9N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 9.
SCA1HOPC1N	SELF CHECK, CHANNEL A1, INVERSE SIMULATED HOP CONSTANT.
SCA1-3A1V-A9V	SELF CHECK, CHANNELS AI THROUGH A3, ADDRESS REGISTER BITS 1 THROUGH 9, VOTED ON.
SCA1-3 AI3V	SELF CHECK, CHANNELS AI THROUGH A3, ONE OUTPUT FROM THE THIR O DELAY LATCH AT THE END OF THE ACCUMULATOR — INSTRUCTION CO UNTER CHANNEL OF THE 31 MICRSECOND DELAY LINE, VOTED ON.
SCA1-3 BON	SELF CHECK, CHANNELS AI THROUGH A3, INVERSE BUFFER OSCILLATO R
SCA1-3 EAMV	SELF CHECK, CHANNELS AI THROUGH A3, ERROR IN EVEN MEMORIES L EVEL, VOTED ON.
SCA1-3 EBMV	SELF CHECK, CHANNELS AI THROUGH A3, LATCH INDICATING ERRORS IN ODD MEMORY, VOTED ON.
SCA1-3 G5VN	SELF CHECK, CHANNELS AI THROUGH A3, INVERSE BIT GATE GENERAT OR LATCH 5, VOTER OUTPUT

SYMBOL	DEFINITION
SCA1-3 HOPC1	SELF CHECK, CHANNELS AI THROUGH A3, ONE DUTPUT OF LATCH WHIC H GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.
SCA1-3 MD7	SELF CHECK, MODULES AL THROUGH A3, ONE OUTPUT OF LATCH IN MULTIPLICAND DIVISOR REGISTER.
SCA1-3 MD7V	SELF CHECK, CHANNELS AI THROUGH A3, MULTIPLICAND - DIVISOR R Egister Latch, voted on.
SCA1-3 MRIV	SELF CHECK, MODULES AI THROUGH A3, ONE SIDE OF THE LATCH IN THE MULTIPLIER - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE, VOTED ON.
SCA1-3 0P1V-4V	SELF CHECK, CHANNELS AT THROUGH A3; ONE OUTPUT OPERATION CODES I THROUGH 4, VOTED ON.
SCA1-3"PBVN	SELF CHECK. CHANNELS AI THROUGH A3, INVERSE PHASE B, VOTER O UTPUT.
SCAI-3 PIOV	SELF CHECK, CHANNELS AI THROUGH A3, DECODED PROCESS INPUT - OUTPUT OPERATION, VOTER OUTPUT.
SCA1-3 TLCV	SELF CHECK, CHANNELS AI THROUGH A3, LATCH INDICATING TWO SIM ULTANEOUS MEMORY ERRORS (AN ABORT CONDITION), VOTED ON.
SCA1-3 TRSV	SELF CHECK, CHANNELS AI THROUGH A3, TRANSFER REGISTER SERIAL Latch, voted on.
SCA1-3 MDA	SELF CHECK, CHANNELS AT THROUGH A3. W CLOCK PULSE DRIVER TO DATA ADAPTER.
SCA1-3 XDA	SELF CHECK, CHANNELS AT THROUGH A3; X CLOCK PULSE ORIVER TO DATA ADAPTER.
SCA1-3 YDA	SELF CHECK, CHANNELS AT THROUGH A3, Y CLOCK PULSE DRIVER TO DATA ADAPTER

SELF CHECK, CHANNEL AZ, INVERSE ADDRESS SELECTION BIT 9.

_
0
8
Σ
>
S

SCA1-3 ZDA

SCAIMRIN

SCALOPIN SCALOP2N SCA10P3N

SCA 10P4N

SCAIPION

SCA1 NOT

SCAZAIN

- uu		

DRIVER TO			THE MULTI	TIONED BY
PUL SE			TCH IN	COND
CLOCK			T OF LA	EGISTER
A3, 2			OUTPU	IENT R
THROUGH			INVERSE	- 000T
A L			A	COCT
SELF CHECK, CHANNELS AI THROUGH A3, 2 CLOCK PULSE DRIVER TO	DATA ADAPTER.		CHECK, CHANNEL	PLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY
SELF	DATA	1	SELF	PLIEF

OUTPUT OF ACCUMULATOR DURING INITIATION OF EITHER MULTIPLY O PERATION AND BY THE QUOTIENT BITS DURING DIVIDE.	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT'1:
---	---

SELF CHECK, CHANNEL AI, INVERSE OPERATION CODE BIT 2.	SELF CHECK, CHANNEL AI, INVERSE OPERATION CODE BIT 3.	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT 4.	SELF CHECK, CHANNEL A1, INVERSE PROCESS INPUT - OUTPUT LEVEL
INVERSE	INVERSE	INVERSE	INVERSE
Al,	Al.	A1.	A1,
CHANNEL	CHANNEL	CHANNEL	CHANNEL
CHECK.	CHECK,	CHECK.	CHECK.
SELF	SELF	SELF	SELF

B11	BIT	811	817	BIT	B I T	BIT	B1T
CTION	CTION	CTION	CTION	CTION	TION	CTION	TION
SELE	SELE	SELE	SELE	SELE	SELE(SELE	SELE
ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS
INVERSE	INVERSE	INVERSE	INVERSE	INVERSE	INVERSE	INVERSE	INVERSE
2	2.	12,	12,	42,	12,	A2,	A2,
⋖	. •	-	~	•	•		
	CHANNEL A	CHANNEL /	CHANNEL 1	CHANNEL	CHANNEL	CHANNEL	CHANNEL
SELF CHECK, CHANNEL A	CHECK, CHANNEL A	SELF CHECK, CHANNEL A2,	SELF CHECK, CHANNEL	CHECK, CHANNEL	CHECK, CHANNEL	CHECK, CHANNEL	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT
	2, INVERSE ADDRESS SELECTION BIT	A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT	A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT	A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT A2, INVERSE ADDRESS SELECTION BIT	A2. INVERSE ADDRESS SELECTION BIT A2. INVERSE ADDRESS SELECTION BIT A2. INVERSE ADDRESS SELECTION BIT A2. INVERSE ADDRESS SELECTION BIT A2. INVERSE ADDRESS SELECTION BIT	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT

SCA2A4N

SCA2A5N

SCA2A6N

SCA2A7N

SCA2A8N SCA2A9N

SCA2A3N

SCA2A2N

DEFINITION

SCAZHOPCIN SCAZOPIN SCAZOPIN SCAZOPAN SCAZOPAN SCAZOPAN SCAZOPAN SCAZOPAN SCAZAIN SCAZAIN SCAZAIN SCAZAIN SCAZAIN SCAZAIN	CHECK, CHANNEL A2, INVERSE SIMULATED HOP CONSTANT CHECK, CHANNEL A2, INVERSE OUTPUT OF LATCH IN THE OUTIENT, PRODUCT + OUTIENT REGISTER CONDITIONE OF ACCUMULATOR DURING INITIATION OF EITHER MULTI ON AND BY THE QUOTIENT BITS DURING DIVIDE. CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 1 CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 2 CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 2 CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 2 CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT
SCA3A8N SCA3A8N SCA3A9N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 6. SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 7. SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 8. SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 9.

SYMBOL SCA3HOPCIN	DEFINITION SELF CHECK, CHANNEL A3, INVERSE SIMULATED HOP CONSTANT.
SCABMRIN	SELF CHECK, CHANNEL A3, INVERSE OUTPUT OF LATCH IN THE MULTI PLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY OUTPUT OF ACCUMULATOR DURING INITIATION OF EITHER MULTIPLY O PERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SCA30P1N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 1.
SCABOPZN	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 2.
SCA3DP3N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 3.
SCA30P4N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 4.
SCA3PION	SELF CHECK, CHANNEL A3, INVERSE PROCESS INPUT - OUTPUT LEVEL
SCA3 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 3.
SCA4 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 4.
SCA5 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 5.
SCA6 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 6.
SCAT NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 7.
SCAB NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 8.
SCA9 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 9.
SCAI3 NOT	INVERSE SELF CHECK LEVEL OF 3RD DELAY LATCH AT THE END OF TH E ACCUMULATOR - INSTRUCTION CHANNEL OF THE 31 MICROSECOND DE LAY LINE.
SCBG11	SELF CHECK, BIT GATE 11.
SCBG12	SELF CHECK, BIT GATE 12.

SYMBOL	
SCBG1:3	SELF CHECK, BIT GATE 13.
SCBG14 NOT	INVERSE SELF CHECK, BIT GATE 14.
SCBG3	SELF CHECK, BIT GATE 3.
SCBG4	SELF CHECK, BIT GATE 4.
SCBG6 NOT	INVERSE SELF CHECK, BIT GATE 6.
20867	SELF CHECK, BIT GATE 7.
SCBRA14P.	SELF CHECK, BUFFER REGISTER A, BIT 14 (PARITY). SPECIAL M RY PARITY BIT FOR TEST EQUIPMENT.
SCBRB14P	SELF CHECK, BUFFER REGISTER B, BIT 14 (PARITY). SPECIAL M RY PARITY BIT FOR TEST EQUIPMENT.
SCCVC2 AND 3	SELF CHECK CYCLE 2 AND 3.
SCEPION	SELF CHECK, INVERSE ERROR PULSE 10
SCEPIIN	SELF CHECK, INVERSE ERROR PULSE 11
SCEP12N	SELF CHECK, INVERSE ERROR PULSE 12
SCEP13N	SELF CHECK, INVERSE ERROR PULSE 13
SCEP15	SELF CHECK, ERROR PULSE 15.
SCEPIN	SELF CHECK, INVERSE ERROR PULSE 1
SCEP2-13	SELF CHECK, ERROR PULSES 2 THROUGH 13.
SCEP2N	SELF CHECK, INVERSE ERROR PULSE 2
SCEP3N	SELF CHECK, INVERSE ERROR PULSE 3

SYMBOL SCEP4N	SELF	CHECK.	DEFINITION SELF CHECK, INVERSE ERROR PULSE 4
SCEPSN	SELF	CHECK,	CHECK, INVERSE ERROR PULSE 5
SCEP6N	SELF	CHECK.	CHECK. INVERSE ERROR PULSE 6
SCEP7N	SELF	CHECK,	SELF CHECK, INVERSE ERROR PULSE 7
SCEPBN	SELF	CHECK.	SELF CHECK, INVERSE ERROR PULSE 8
SCEP9N	SELF	CHECK.	SELF CHECK, INVERSE ERROR PULSE 9
SCETRS NOT	INVER	SE SER	INVERSE SERIAL COMPARE ERROR TRANSFER REGISTER SERIAL.
SCG1 NOT	SELF	CHECK.	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH
1928	SELF	CHECK,	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 1.
SCG2 NOT	SELF	CHECK.	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH
SC 63	SELF	CHECK,	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 3.
SCG4 NOT	SELF	CHECK.	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH
5CG4	SELF	CHECK.	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 4.
SCG5 NOT	SELF	SELF CHECK,	INVERSE SIMULATED BIT GATE GENERATOR LATCH
5005	SELF	CHECK,	CHECK, SIMULATED BIT GATE GENERATOR LATCH 5.
SCG6 NOT	SELF	CHECK.	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH
9908	SELF	CHECK ,	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 6.
SCG7 NOT	SELF	CHECK.	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH
2002	SELF	CHECK,	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 7.
SCIA	SELF	снеск,	SELF CHECK, INSTRUCTION ADDRESS CONTROL.

DEFINITION	SELF CHECK INVERT ERROR CONTROL.	ONE OUTPUT OF LATCH SET BY SC6 AND RESET BY SC14.	SELF CHECK, MEMORY CLOCK LATE.	SELF CHECK, MEMORY CLOCK NORMAL.	SELF CHECK, OPERAND ADDRESS CONTROL.	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 1.	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 2.	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 3.	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 4.	SELF CHECK, SIMULATED OPERATION CODE BIT 2.	SELF CHECK, SIMULATED OPERATION CODE BIT 4.	SELF CHECK, OPERATION CODE CONTROL.	SELF CHECK PHASE A.	SELF CHECK PHASE B.	SELF CHECK PHASE C.	SELF CHECK, EVEN, LATCH DUTPUT.	SELF CHECK, DDD, LATCH DUTPUT.	SELF CHECK, SIMULATED THERMISTER (RESISTOR) CONNECTION POINT (1) TO BRIDGE NETWORK.	SELF CHECK, SIMULATED THERMISTER (RESISTOR) CONNECTION POINT	
SYMBOL	SCIEC	SC-61	SCMCL	SCMCN	SCOA	SCOP1 NOT	SCOP 2 NOT	SCOP3 NOT	SCOP4 NOT	SCOP 2	SCOP 4	SCOP	SCPA	SCPB	SCPC	SC EVEN	SC 000	SCTHERM I	SCTHERM 2	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)

SYMBOL	DEFINITION BRIDGE NETWORK.
SCTHERM 2S	A LOGIC POINT, WHICH WHEN SWITCH - SHORTED TO SCTHERM 2 ALLOWS A RESISTOR TO BE PLACED IN PARALLEL WITH A NORMAL TEMPERATURE RESISTOR THEREBY SIMULATING A HIGH TEMPERATURE CONDITION.
SCTHERM 3	SELF-CHECK, SIMULATED THERMISTER (RESISTOR) CONNECTION POINT (3) TO BRIDGE NETWORK.
SCTHERM 4	SELF CHECK, SIMULATED THERMISTER (RESISTOR) CONNECTION POINT (4) TO BRIDGE NETWORK.
SCTHERM 4S	A LOGIC POINT, WHICH WHEN SWITCH - SHORTED TO SCTHERM 3 ALLO WS A RESISTOR TO BE PLACED IN PARALLEL WITH A NORMAL TEMPERA TURE RESISTOR THEREBY SIMULATING A HIGH TEMPERATURE CONDITIO N.
SCTO NOT	INVERSE SET COUNTER TO D LATCH OUTPUT.
sсто	SET COUNTER TO O LATCH OUTPUT.
SCTRS NOT	INVERSE SHIFT COUNTERS.
SCH NOT	SELF CHECK, INVERSE SIMULATED W CLOCK.
NOS	SELF CHECK, SIMULATED W CLOCK.
SCX NOT	SELF CHECK, INVERSE SIMULATED X CLOCK.
SCY NOT	SELF CHECK, INVERSE SIMULATED Y CLOCK.
SCY	SELF CHECK, SIMULATED Y CLOCK.
SCZ NOT	SELF CHECK, INVERSE SIMULATED Z CLOCK.
228	SELF CHECK, SIMULATED 2 CLOCK.
SOT	SELECT DATA

DEFINITION	SEQUENCE ERROR 1 INDICATOR.	INVERSE SEQUENCE ERROR 1 LEVEL.	SEQUENCE ERROR 1 LEVEL.	SEQUENCE ERROR 2 INDICATOR.	SEQUENCE ERROR 2 RESET INHIBIT.	SEQUENCE ERROR 2 LEVEL.	SELF CHECK MODE.	SELECT ADDRESS.	SELECT COUNTER.	SELECT CHANNEL A1.	SELECT CHANNEL A2.	SELECT CHANNEL A3.	SELECT A13 DATA.	SELECT 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.	SELECT LATCH WHICH GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.	SELECT MULTIPLICAND - DIVISOR REGISTER LATCH 7.	SELECT, LATCH IN MULTIPLIER, QUOTIENT, PRODUCT — QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SYMBOL	SEI IND	SEI NOT	SE1	SE2 IND	SE2 RES INH	SE2	SECK	SEL=ADR	SEL=CTR	SELAI	SELA2	SELA3	SELAI3 DATA	SELAI3	SELHOPC1	SELMO7	SELMRI

SYMBOL	DEFINITION
SELPH	SELECT PHASE.
SELPRO	SELECT THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
SEL CPW	SELECT CLOCK PULSE W.
SEL CPX	SELECT CLOCK PULSE X.
SEL CPY	SELECT CLOCK PULSE Y.
SEL CPZ	SELECT CLOCK PULSE 2.
SEL CTR IND	SELECT WORD COUNTER, INDICATOR DRIVER OUTPUT.
SEL CTR	SELECT WORD COUNTER.
SELSP	SELECT SPARE PROBE.
SELTRS NOT	INVERSE, SELECT TRANSFER REGISTER SERIAL
SELTRS	SELECT, TRANSFER REGISTER SERIAL.
SEPIAD	SET PIO ADDRESS REGISTER LEVEL.
SEQ BIT	SEQUENCE BIT (CHARACTER 9; CHANNEL 7 BIT).
SER PB INDI	SERIAL PARITY BIT, INDICATOR DRIVER 1 OUTPUT.
SER PB IND2	SERIAL PARITY BIT INDICATOR DRIVER 2 OUTPUT.
SER PB NOT	INVERSE SERIAL PARITY BIT.
SER PB	SERIAL PARITY BIT
SETIADR	SET INSTRUCTION ADDRESS DISPLAY REGISTER.
SETINSOR	SET INSTRUCTION DISPLAY REGISTER.

SYMBOL	DEFINITION
SET SSMBRA	SET SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRI VE SOURCE A.
SET : SSMBRB	SET SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRI VE SOURCE B.
SET SSMDRA	SET SECTOR SYLLABLE MODULE DISPLAY REGISTER LEVEL FROM DRIVE SOURCE A.
SF STOP	DOT OR ED WITH STOP NOT
SGCEL	SATURN GUIDANCE COMPUTER ERROR LAMP DRIVER INPUT.
SGCE-IND1 AND 2	SATURN GUIDANCE COMPUTER ERROR, INDICATOR DRIVER 1 AND 2 OUT PUTS.
SGCE NOT	INVERSE SATURN GUIDANCE COMPUTER ERROR.
SIGNAL GRD	SIGNAL GROUND.
SKIP FIRST NOT	INVERSE SKIP FIRST LEVEL.
SKIP FIRST	ONE OUTPUT OF SKIP FIRST SEQUENCE BIT LATCH.
SLE (SET LE)	SET LATCH E - ONE OUTPUT OF LATCH WHICH SETS NINE POSITION C OUNTER TO POSITION ONE (E) WHEN TAPE READER IS NOT RUNNING A ND IN FORWARD MODE.
SLL NOT (SET LL NOT)	INVERT SET LATCH L LEVEL.
SLL (SET LL)	SET LATCH L - ONE OUTPUT OF LATCH WHICH SETS NINE POSITION COUNTER TO POSITION EIGHT (L) WHEN TAPE READER IS NOT RUNNING AND IN REVERSE MODE.
stre	SET LATCH EVEN.
SL TO	SET LATCH ODD.

SYMBOL	DEFINITION SHIELD, MEMORY CLOCK LATE.
SMCN	SHIELD, MEMORY CLOCK NORMAL
SM 1A	SHIFT MEMORY REGISTER PULSE A FROM DRIVE SOURCE 1.
SM 18	SHIFT MEMORY REGISTER PULSE B FROM DRIVE SOURCE 1.
SM 1C	SHIFT MEMORY REGISTER PULSE C FROM DRIVE SOURCE 1.
SM 1D	SHIFT MEMORY REGISTER PULSE D FROM DRIVE SOURCE 1.
SM 2A	SHIFT MEMORY REGISTER PULSE A FROM DRIVE SOURCE 2.
SM 28	SHIFT MEMORY REGISTER PULSE B FROM DRIVE SOURCE 2.
SM 2C	SHIFT MEMORY REGISTER PULSE C FROM DRIVE SOURCE 2.
SM 20	SHIFT MEMORY REGISTER PULSE D FROM DRIVE SOURCE 2.
SP1	ACME SPARE PROBE 1
SP2	SPARE PROBE 2.
SPBG	SPARE PROBE, 1 BIT GATE.
SPB	SERIALIZER PARITY BIT.
SPOM2 NOT	INVERSE SPARE PROBE DELAY MINUS 2 BIT TIMES, LATCH D
SPDM2	SPARE PROBE DELAY MINUS 2 BIT TIMES, LATCH OUTPUT.
SPD	SPARE PROBE DELAYED.
SPE IND	SERIAL PARITY ERROR, INDICATOR DRIVER OUTPUT.
SPE NOT	INVERSE SET PARITY ERROR LATCH.
SPE	SET PARITY ERROR LATCH.

SYMBOL	DEFINITION
SPOFF	SPARE PROBE, TURN OFF DISPLAY SHIFT REGISTER
SPON	SPARE PROBE, TURN ON DISPLAY SHIFT REGISTER
SRPT NOT	SET REPEAT.
SSMBRD-S NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DUPLEX - S IMPLEX LATCH OUTPUT.
SSMBRD-S	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DUPLEX - SIMPLEX L ATCH OUTPUT.
SSMBRDS1-4	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DATA SECTOR 1 THRO UGH 4 LATCH OUTPUTS.
SSMBRDS1 NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DATA SECTO R I THROUGH 4 LATCH OUTPUTS.
SSMBRIS1-4	SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMBRISI NOT -4 NOT	E BUFFER IS.
SSMBRMM1-3	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER MEMORY MODULE 1 TH ROUGH 3 LATCH OUTPUTS.
SSMBRMMI NOT -3 NOT	INVERSE SECTOR, SYLLABLE, MODULE BUFFER REGISTER MEMORY MODULE I THROUGH 3 LATCH OUTPUTS.
SSMBRSYLC1 NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER SYLLABLE C 1 LATCH OUTPUT.
SSMBRSYLC1	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER SYLLABLE CI LATCH OUTPUT.
SSMDRD-S NOT	INVERSE - SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.

SYMBOL	DEFINITION
SSMDRD-S	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.
SSMDRDS1-4	SECTOR, SYLLABLE MODULE, DISPLAY REGISTER DATA SECTOR 1 THRO UGH 4 LATCH GUTPUTS.
SSMDRDS1 NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DATA SECT OR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRIS1-4	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER INSTRUCTION SECTOR I THROUGH 4 LATCH OUTPUTS.
SSMDRISI NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER INSTRUCTI ON SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRMM1-3	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER MEMORY MODULE 1 THROUGH 3 LATCH OUTPUTS.
SSMDRMM1 NOT -3 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER MEMORY MO DULE 1 THROUGH 3 LATCH OUTPUTS.
SSMDRSYLC1 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER SYLLABLE C1 LATCH OUTPUT.
SSMDRSYLC1	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER SYLLABLE CI LATCH OUTPUT.
SSMDS1 IND -4 IND	SECTOR, SYLLABLE, MODULE, DATA SECTOR 1 THROUGH 4 INDICATOR DRIVER OUTPUTS.
SSMDX IND	SECTOR, SYLLABLE, MODULE, DUPLEX INDICATOR DRIVER OUTPUT.
SSMISI IND -4 IND	SECTOR, SYLLABLE, MODULE, INSTRUCTION SECTOR 1 THROUGH 4 IND DRIVER OUTPUTS.
SSMMMI IND -3 IND	SECTOR, SYLLABLE, MODULE, MEMORY MODULE I THROUGH 3, INDICAT OR DRIVER OUTPUTS.

SSMSCW	DEFINITION SECTOR, SYLLABLE, MODULE, SHIFT CLOCK W CONTROL PULSE.
SSMSCX	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK X CONTROL PULSE.
SSMSCYA	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Y CONTROL PULSE FROM D RIVE SOURCE A.
SSMSCY	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Y CONTROL PULSE.
SSMSCZ	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Z CONTROL PULSE.
SSMSD NOT	INVERSE SECTOR SYLLABLE MODULE SERIAL OUT.
SSMSO	SECTOR, SYLLABLE, MODULE, SERIAL DUT.
SSMSRD+S	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER DUPLEX - SIMPLEX LA TCH OUTPUT.
SSMSRDS14SSMSRDS4	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMSRIS1-4	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH DUTPUTS.
SSMSRIS2 NOT	INVERSE SECTOR, SYLLABLE, MODULE, SHIFT REGISTER INSTRUCTION SECTOR 2 LATCH OUTPUT.
SSMSRMMI	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 1 LAT CH OUTPUT.
SSMSRMM2 NOT	INVERSE SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 2 LATCH OUTPUT.
SSMSRMMZ	SECTOR, SYLLABLE MODULE, SHIFT REGISTER MEMORY MODULE 2 LATC H OUTPUT.
SSMSRMM3	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 3 LAT CH OUTPUT.

DEFINITION INVERSE SECTOR, SYLLABLE, MODULE SHIFT REGISTER DATA LATCH O UTPUT.	SECTOR, SYLLABLE, MÖDULE, SHIFT REGISTER DATA LATCH DUTPUT.	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER SYLLABLE CI LATCH OUTPUT.	SECTOR, SYLLABLE, MODULE, SIMPLEX INDICATOR DRIVER DUTPUT.	SECTOR, SYLLABLE, MODULE, SYLLABLE O INDICATOR DRIVER OUTPUT	SECTOR, SYLLABLE, MODULE, SYLLABLE 1 INDICATOR DRIVER OUTPUT	INVERSE, CONTROL SYLLABLE ON TRANSFER.	SINGLE STEP READER, INDICATOR DRIVER DUTPUT.	START. INDICATOR DRIVER 1 AND 2 OUTPUTS.	INVERSE START SINGLE SHOT LEVEL.	START SINGLE SHORT	STOP, INDICATOR DRIVER 1 AND 2 OUTPUTS.	INVERSE STOP LEVEL.	ONE OUTPUT OF STOP LATCH, TAPE MOVEMENT CONTROL LEVEL.	SET TAPE READER OPERATION BIT 3.	START CYCLE 1.	START CYCLE.	SWITCH, SINGLE STEP READER.
SYMBOL SSMSR DATA NOT	SSMSR DATA	SSMSRSYLC1	SSMSX IND	SSMSYLO IND	SSMSYL1 IND	SSOT NOT	SSR IND	START IND 1 AND 2	START SS NOT	START SS	STOP IND 1 AND 2	STOP NOT	ST0P	STROP3	ST CYCI	ST_CYC	SW=SSR

SYMBOL	DEFINITION
SW=TR=RESR	SWITCH, TAPE READER RESET REGISTER.
SWA1	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 1.
SWA2	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 2.
SWA3	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 3.
SHA4	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 4.
SWA5	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 5.
SWA6	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 6.
SWA7	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 7.
SWA8	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 8.
SWANS NOT	SWITCH, INVERSE ANSWER.
SWIA NOT	SWITCH, INVERSE INSTRUCTION ADDRESS.
SWIA	SWITCH, INSTRUCTION ADDRESS.
SWISI	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BI
SMI S2	AL SELECTION OF MEMORY INSTRUCTI
SESTAS	ORY INSTRUCTION
†SINS	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BI
SWWNI	SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 1.

SYMBOL SWMM2	DEFINITION SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 2.
SHMM3	SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 3.
SWOP1	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 1.
SWOP2	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 2.
SWOP3	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 3.
SWOP 4	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 4.
SWPPQ1 NOT THROUGH SWPPQ12 NOT	SWITCHES, INVERSE PARTIAL PRODUCT - QUOTIENT 1 THROUGH 12.
SW A180EO NOT	SWITCH, CHANNEL AI, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.
SW A180E1 NOT	SWITCH, CHANNEL AI, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 1.
SW Alwo NOT	SWITCH, CHANNEL A1, INVERSE CLOCK W, FAIL TO 0.
SW Alwi NOT	SWITCH, CHANNEL AI, INVERSE CLOCK W, FAIL TO 1
SW A1XO NOT	SWITCH, CHANNEL AI, INVERSE CLOCK X, FAIL TO 0.
SW Alxi NOT	SWITCH, CHANNEL AI, INVERSE CLOCK X, FAIL TO 1.
SW A1YO NOT	SWITCH, CHANNEL AI, INVERSE CLOCK Y, FAIL TO 0.
SW AIY1 NOT	SWITCH, CHANNEL AT INVERSE CLOCK Y, FAIL TO 1.
SW A120 NOT	SWITCH, INVERSE CHANNEL AI, CLOCK Z, FAIL TO 0.
SW A121 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK Z, FAIL TO 1.
SW A2B0E0 NOT	SWITCH, CHANNEL A2, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.

SW AZBOE1 NOT	DEFINITION SWITCH, CHANNEL A2, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO
SW AZWO NOT	SWITCH, CHANNEL AZ, INVERSE CLOCK W, FAIL TO 0.
SW AZW1 NOT	SWITCH, CHANNEL AZ, INVERSE CLOCK W, FAIL TO 1.
SW AZXO NOT	SWITCH, CHANNEL INVERSE AZ, CLOCK X, FAIL TO 0.
SW AZX1 NOT	SWITCH, CHANNEL AZ, INVERSE CLOCK X, FAIL TO 1.
SW A2YO NOT	SWITCH, CHANNEL INVERSE AZ, CLOCK Y, FAIL TO 0.
SH A2Y1 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK Y, FAIL TO 1.
SW A220 NOT	SWITCH, CHANNEL AZ, INVERSE CLOCK Z, FAIL TO 0.
SW A221 NOT	SWITCH, CHANNEL AZ, INVERSE CLOCK Z, FAIL TO 1.
SW A3BGEO NOT	SWITCH, CHANNEL A3, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.
SW A3BOE1 NOT	SWITCH, CHANNEL A3, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO
SW A3WO NOT	SWITCH, CHANNEL A3, INVERSE CLOCK W, FAIL TO 0.
SW A3W1 NOT	
SW A3XO NOT	SWITCH, CHANNEL A3, INVERSE CLOCK X, FAIL TO 0.
SW A3X1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK X, FAIL TO 1
SH A3YO NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Y, FAIL TO 0.
SW A3Y1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Y, FAIL TO 1.
SW A320 NDT	SWITCH, CHANNEL A3, INVERSE CLOCK Z, FAIL TO 0.

DEFINITION SWITCH, CHANNEL A3, INVERSE CLOCK 2, FAIL TO 1.	SWITCH, INVERSE ADVANCE TAPE.	SWITCH, ADVANCE TAPE.	SWITCH, INVERSE AL3 DATA;	SWITCH, INVERSE AI3.	H 25 NOT SWITCH, ACCUMULATOR REGISTER, PROCESS INPUT/OUTPUT BIT OUGH BIT 25 SELECTOR	SWITCH, INVERSE ACCUMULATOR REGISTER PROCESS INPUT/OUTPUT RESET.	SWITCH, ACCUMULATOR REGISTER, PROCESS INPUT/DUTPUT SELECTOR.	SWITCH, AUTOMATIC MODE.	SWITCH FOR MANUAL INSERTION OF BIT 10, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 11, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 12, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 13, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 14, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 15, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 16, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 17, DATA BIT.	SWITCH FOR MANUAL INSERTION OF BIT 18, DATA BIT.
SW A3Z1 NOT	SW ADV NOT	SW ADV	SW AIB DATA NOT	SW AIB NOT	SW APIOI NOT THROUGH	SW APIO RES NOT	SW APIOSIGN NOT	SW AUTO	SW 810	SW B11	SW 812	SW 813	SW B14	SW 815	SW B16	SW 817	SW B18

•	SYMBOL	DEFINITION
J. MS	SW CD RES	SWITCH COMPUTER DISPLAY RESET.
SH	CHI MOD 1 NOT	SWITCH, CHANNEL I MODULE 1 SELECTION.
SEC	SW CH1 MOD 2 NOT	SWITCH, CHANNEL 1 MODULE 2 SELECTION.
SW CHI	CHĮ MOD 3 NOT	SWITCH, CHANNEL 1 MODULE 3 SELECTION.
SEC	CH1 MOD 4 NOT	SWITCH. CHANNEL 1 MODULE 4 SELECTION.
SHC	CH1 MOD 5 NOT	SWITCH, CHANNEL 1 MODULE 5 SELECTION.
SMS	CH1 MOD 6 NOT	SWITCH, CHANNEL I MODULE 6 SELECTION.
SHC	CHI MOD 7 NOT	SWITCH, CHANNEL 1 MODULE 7 SELECTION.
SEC	CH1 NOT	SWITCH, CHANNEL 1 SELECTION.
SHC	CH2 MOD1 NOT	SWITCH, CHANNEL 2 MODULE 1 SELECTION.
SHC	CH2 MOD2 NOT	SWITCH CHANNEL 2 MODULE 2 SELECTION.
SH	CH2 MOD3 NCT	SWITCH, CHANNEL 2 MODULE 3 SELECTION.
SH	CH2 MOD4 NOT	SWITCH, CHANNEL 2 MODULE 4 SELECTION.
SH C	CH2 MOD5 NOT	SWITCH, CHANNEL 2 MODULE 5 SELECTION.
SHC	SW CH2 MOD6 NOT	SWITCH, CHANNEL 2 MODULE 6 SELECTION.
SMC	CH2 MOD7 NOT	SWITCH, CHANNEL 2 MODULE 7 SELECTION.
S W C	CH 2 NOT	SWITCH CHANNEL 2 SELECTION.
SW CH	CH 3 MOD 1 NOT	SWITCH, CHANNEL 3 MODULE 1 SELECTION.
SW CH	CH 3 MOD 2 NOT	SWITCH, CHANNEL 3 MODULE 2 SELECTION.

DEFINITION SWITCH, CHANNEL 3 MODULE 3 SELECTION.	SWITCH, CHANNEL 3 MODULE 4 SELECTION.	SWITCH, CHANNEL 3 MODULE 5 SELECTION.	SWITCH, CHANNEL 3 MODULE 6 SELECTION.	SWITCH, CHANNEL 3 MODULE 7 SELECTION.	SWITCH, CHANNEL 3 SELECTION.	SWITCH, INVERSE ALL CHANNEL SELECTION.	SWITCH, INVERSE CHANNEL.	SWITCH, CHANNEL.	SWITCH, CHANNEL SELECTION.	SWITCH, INVERSE CLOCK PULSE W.	SWITCH, INVERSE CLOCK PULSE X.	SWITCH, INVERSE CLOCK PULSE Y.	SWITCH, INVERSE CLOCK PULSE Z.	SWITCH, INVERSE COMPUTER SINGLE - STEP ADVANCE.	SWITCH, INVERSE COMPUTER SINGLE - STEP.	SWITCH, COMPUTER SINGLE STEP.	SWITCH, DATA DISPLAY MODE.	SWITCH, DATA INTERFACE EXERCIZER MANUAL.	SWITCH, DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER.
SW CH 3 MOD 3 NOT	SW CH 3 MOD 4 NOT	SW CH 3 MOD 5 NOT	SW CH 3 MOD 6 NOT	SW CH 3 MOD 7 NOT	SW CH 3 NOT	SW CH ALL NOT	SW CH NOT	SE CH	SW CH SEL	SW CPW NOT	SW CPX NOT	SH CPY NOT	SW CPZ NOT	SW CST ADV NOT	SW CST NOT	SW CST - D.C. S. A. A.	QO MS	SW DIE MAN	SH DIE SGC

SYMBOL	DEFINITION
SW DIR NOT	SWITCH. INVERSE DIRECTION.
SW DIR	SWITCH, DIRECTION (CONTROLS TAPE FORWARD-REVERSE MOTION).
SW DIS RPI NOT	SWITCH, INVERSE DISPLAY REPEAT.
SW DIS RPT	SWITCH, DISPLAY REPEAT.
SW DS1	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 1.
SW DS2	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 2.
SW DS3	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 3.
SW DS4	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 4.
SW DX	SWITCH FOR MANUAL SELECTION OF DUPLEX MODE.
SW EARLY	SWITCH, MEMORY CLOCK EARLY.
SW ERR TEST	SWITCH, ERROR TEST.
SW E RES	SWITCH, ERROR RESET.
SW FRSS NOT	SWITCH. INVERSE FREE RUN SINGLE SHOT.
SW FRSS	SWITCH. FREE RUN SINGLE SHOT.
SW FRTR	SWITCH, FREE RUN TAPE READER.
SW HLT NOT	SWITCH. INVERSE HALT.
SW HLT RPT NOT	SWITCH, INVERSE HALT REPEAT.
SW HLT RPT	SWITCH, HALT REPEAT.
SW HOPC1 NOT	SWITCH, INVERSE LEVEL WHICH GENERATES HOP CONSTANT FOR STOR GE DURING AN INTERRUPT OPERATION.

SYMBOL	DEFINITION
Sw INTER NOT	SWITCH, INVERSE INTERRUPT.
SW INTER	SWITCH, INTERRUPT
SW LAMP TEST 01-A2	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME OI PANEL A2) WHICH CAUSES LAMP TEST RELAY O1A9K7 TO BE ENERGIZED.
SW LAMP TEST 02-A1	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME 02, PANEL A1) WHICH CAUSES LAMP TEST RELAY 01A9K5 TO BE ENERGIZED.
SW LAMP TEST 02-A2	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME 02, PANEL A2) WHICH CAUSES LAMP TEST RELAY 01A9K6 TO BE ENERGIZED.
SW LATE	SWITCH, MEMORY CLOCK LATE.
	SWITCH, MANUAL MODE.
	SWITCH, INVERSE MULTIPLICAND - DIVISOR LATCH 7.
SH MEN SIM NOT	SMITCH, INVERSE MEMORY SIMULATE
	SWITCH, MEMORY SIMULATE.
TE BO	SWITCH, MEMORY LOAD.
SH MOD 1 NOT	SMITCH, INVERSE MODULE 1 SELECTION.
SW MOD 1	SWITCH. MODULE 1 SELECTION.
SW MOD 2 NOT	SWITCH, INVERSE MODULE 2 SELECTION.
SW MOD 2	SWITCH, MODULE 2 SELECTION
SW MOD 3 NOT	SWITCH. INVERSE MODULE 3 SELECTION.
9	SWITCH, MODULE 3 SELECTION.
SW MOD 4 NOT	SWITCH, INVERSE MODULE 4 SELECTION.

DEFINITION	SWITCH, MODULE 4 SELECTION.	SWITCH, INVERSE MODULE 5 SELECTION.	SWITCH, MODULE 5 SELECTION.	SWITCH, INVERSE MODULE 6 SELECTION.	SWITCH. MODULE 6 SELECTION.	SWITCH, INVERSE MODULE 7 SELECTION.	SWITCH, MODULE 7 SELECTION.	SWITCH, MODULE SELECTION	ICH. INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT BITS 1 30GH 25.	SWITCH, MEMORY REGISTER PROCESS INPUT/OUTPUT BITS 1 THROUGH 25.	SWITCH, INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT RESET.	SWITCH. INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT SIGN BIT.	ICH. MEMORY REGISTER PROCESS INPUT/OUTPUT SIGN BIT.	SWITCH, INVERSE MRI LEVEL.	SWITCH. MEMORY CLOCK NORMAL.	SWITCH, NO BIT GATE.	SWITCH. INVERSE NO CLOCK PULSE.	SWITCH. NO PHASE.
SYMBOL	SW MOD 4 SWIT	SW MOD 5 NOT	TIMS S MIN S	SW MOD 6 NOT	SW NOD 6	SH MOD 7 NOT	SW MOD 7	SW MOD SEL SWITC	SW MPIOI NOT THROUGH 25 NOT SWITCH. THROUGH	SW MPIOI THROUGH 25 SWITC	SW-MPIO RES NOT	SW MPIO SIGN NOT	SWITCH.	SW MRI NOT	SW NORMAL SWITC	SW NO BG	SW NO CP NOT	SWING PH SWITC

SYMBOL	DEFINITION
SW DA1	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 1.
SW DA2	SHITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 2.
SW DA3	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 3.
SW DA4	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 4.
SH DAS	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 5.
SW DA6	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 6.
SH DA7	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 7.
SW DARB CONTROL OF	SMITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 8.
SW DA9	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 9.
SH OVERFIDE, NOT	SWITCH. INVERSE ERROR OVERRIDE.
SW OVERRIDE	
SW DVRICST NOT	SWITCH, INVERSE OVERIDE COMPUTER SINGLE - STEP.
SW PAPR NOT	SWITCH, INVERSE PAST - PRESENT.
SW PAPR	SWITCH, PAST - PRESENT.
SW PHA	SMITCH, PHASE A. C. C. C. C. C. C. C. C. C. C. C. C. C.
B BHG MS	SWITCH, PHASE B.
SH PHC TO SHOW WE	SWITCH. PHASE C.
SW PRO NOT	SWITCH, INVERSE LEVEL DESIGNATING THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
A Charles and	(1) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Property of the Control of the Contr	

SYMBOL SW RESET 1	DEFINITION SWITCH, RESET 1 - RESETS ALL ERROR DEVICES TO NO ERROR CONDITION BEFORE INFORMATION TRANSFER CAN TAKE PLACE. THE SWITCH IS LOCATED ON PANEL ALS.
SW RESET 2	SWITCH, RESET 2 - SAME FUNCTION AS SW RESET 1. THE SWITCH IS
SW RPT NOT	SWITCH, INVERSE REPEAT.
SW RPT	SWITCH, REPEAT.
SW SEL ADR	SWITCH SELECT ADDRESS.
SW SEL CTR	SWITCH, SELECT WORD COUNTER.
SH SGC RES	SWITCH SATURN GUIDANCE COMPUTER RESET.
SW SGDTC NOT	SWITCH, INVERSE SINGLE GATE DATA TO COMPUTER.
SW SGDTC	SWITCH, SINGLE GATE DATA TO COMPUTER.
SW SIGN	SWITCH FOR MANUAL INSERTION OF SIGN. DATA BIT.
SW SP1 NOT	SWITCH. INVERSE SPARE PROBE 1.
SW SP2 NOT	SWITCH. INVERSE SPARE PROBE 2.
SW START NOT	SWITCH, INVERSE START TAPE READER.
SW START	SWITCH, START TAPE READER.
SW START SS	SWITCH, START SINGLE SHOT
SW STOP	SWITCH. STOP TAPE READER.
SW SYL	SWITCH, SYLLABLE.
SW TAADRI	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 1.

																		·,	٠.,
2.	3.	.	5.															, ;·	
817	B I T	B I T	B11								-							.•	7
ADDRESS	ADDRESS	ADDRESS	ADDRESS		.0 SU	JS 10.	JS 11.	JS 12.	JS 1.		JS 3.	JS 4.	JS 5.	JS 6.	JS 7.	JS 8.	.e st	SWITCH. TAPE READER CHARACTER" - COUNTER BLT	SWITCH TAPE READER CHARACTER - COUNTER BIT
N T A P E	TAPE	TAPE	TAPE		MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	MINUS	Con	COU
11 10 0F	P.	. u	OF		[]	1	<u>-</u>)	<u> </u>	I,	<u> </u>	<u> </u>	<u> </u>	Ī	<u>-</u>	<u> </u>	<u> </u>	<u> </u>	<u>ا</u> الا	
DEFINITION INSERTION OF TAPE	INSERTION	INSERTION	INSERTION	r vii	THIS (PRESENT) WORD (-)	WORD (-)	THIS (PRESENT) WORD (-)	WORD (-)	WORD (-)	THIS (PRESENT) WORD (-)	WORD (-)	WORD (-)	THIS (PRESENT) WORD (-)	WORD (-)	WORD (-)	MORD	THIS (PRESENT) WORD (-)	ARÁCTE	CHARACTER
		INSE	INSE	*	SENT	THIS (PRESENT)	SENT)	THIS (PRESENT)	THIS (PRESENT)	SENT	SENT	SENT)	SENT)	THIS (PRESENT)	THIS (PRESENT)	THIS (PRESENT)	SENT)	ER CH	E CH
MANUAL	MANUAL	SWITCH FOR MANUAL	SWITCH FOR MANUAL	SWITCH, TAPE POWER.	(PRE	(PRE	(PRE	(PRE	(PRE	(PRE	THIS (PRESENT)	THIS (PRESENT)	(PRE	(PRE	(PRE	(PRE	(PRE	READ	READ
	FOR M	70R X	+0.R M	TAPE	THIS	THIS	THIS	THIS	THIS		THIS	THIS	THIS	THIS	THIS	THIS	THIS	TAPE	TAPE
SWITCH FOR	SWITCH	T 2	1 TCH	TCH.	SWITCH.	SWITCH.	SWITCH,	SWITCH,	SWITCH.	SWITCH.	SWI TCH.	SWITCH,	SWITCH,	SWITCH,	SWITCH,	SWITCH,	SWITCH,	I TCH,	* LTCH
SWI	SW	N.	MS.	SE	S.	S	SWI	NS.	NS:	SWI	IN.	SWI	SWI	N S	NS.	T IS	NS.	SW	S

SW TA PWR
SW T-10
SW T-11
SW T-12
SW T-2

N

Glossary-94

SYMBOL Sw taadr2

	SYMBOL	DEFINITION
MS.	SW TRCB3	SWITCH. TAPE READER, CHARACTER - COUNTER BIT 3.
NS.	SW TRCB4	SWITCH. TAPE READER CHARACIER - COUNTER BIT 4.
NS	SW TRCB5	SWITCH, TAPE READER CHARACTER - COUNTER BIT 5.
S	SW TRCB6	SWITCH. TAPE READER CHARACTER - COUNTER BIT 6.
S	SW TRC87	SWITCH, TAPE READER CHARACTER - COUNTER BIT 7.
N.	SW TRCB8	SWITCH, TAPE READER CHARACTER - COUNTER BIT 8.
NS.	SW TRC89	SWITCH. TAPE READER CHARACTER - COUNTER BIT 9.
S S	SW TRCH1-02 THROUGH SW TRCH6-0	SWITCHES, TAPE READER CHANNELS 1 THROUGH 6 (PANEL 02)
AS .	SW TRCH 1-01 THRU SW TRCH 5-01	SWITCHES, TAPE READER CHANNEL 1 THROUGH 5 (PANEL 01).
S	SH TR RES	SWITCH, TAPE READER RESET.
NS	SW TRS NOT	SWITCH, INVERSE TRANSFER REGISTER SERIAL LEVEL.
NS.	SW T NOT	SWITCH, INVERSE THIS (PRESENT) WORD.
SW	SWVER ONLY NOT	SWITCH, INVERSE VERIFY ONLY.
MS	SWVER ONLY	SWITCH. VERIFY ONLY.
SY	SYLIBRAB	SYLLABLE 1, BUFFER REGISTER A, FROM B DRIVE SOURCE.
SYI	SYLIBRA IND	SYLLABLE 1, BUFFER REGISTER A, INDICATOR DRIVER DUTPU
SYI	SYLIBRA NOT	INVERSE SYLLABLE 1, BUFFER REGISTER A, LATCH DUTPUT.
SYL	SYLIBRA	SYLLABLE 1, BUFFER REGISTER A, LATCH OUTPUT.
SYL	SYLIBRB IND	SYLLABLE 1, BUFFER REGISTER B, INDICATOR DRIVER OUTPU

SYLIBRB NOT	INVERSE SYLLABLE 1 BUFFER REGISTER B LATCH DUTPUT
SYLIBRB	SYLLABLE I BUFFER REGISTER B LATCH OUTPUT. SYLLABLE O, BUFFER REGISTER A, FROM B DRIVE SOURCE
SYLOBRA IND	SYLLABLE O BUFFER REGISTER A, INDICATOR DRIVER DUTPUT.
SYLOBRA NOT	INVERSE SYLLABLE O BUFFER REGISTER A LATCH OUTPUT.
SYLOBRA	SYLLABLE D'BUFFER REGISTER A LATCH OUTPUT.
SYLOBRB IND	SYLLABLE O BUFFER REGISTER 8, INDICATOR DRIVER DUTPUT.
SYLOBRB NOT	INVERSE SYLLABLE O BUFFER REGISTER B LATCH OUTPUT.
SYLOBRB	SYLLABLE O BUFFER REGISTER B LATCH OUTPUT.
SYNC NOT	INVERTED SYNC LEVEL.
SYNC DUTPUT	OSCILOSCOPE SYNC, EVERY ADDRESS COMPARE.
SANC	STARTS ACME PHASE GENERATOR - CAUSED BY COMPUTER PHASE B.
TAIAL NOT THROUGH TAIA9 NOT	INVERSE TRANSLATED CHANNEL AL ADDRESS REGISTER BITS 1 THROUGH 9.
TALALS	ED, CHANNEL A1, A13 INVERTED.
TALEAM NOT. TAZEAM NOT AND TA3	INVERSE TRANSLATED CHANNELS AL. A. A. LATCH GUTPUTS WHICH INDICATES AN ERROR IN EVEN MEMORIES
TALEBM NOT	TRANSLATED, INVERSE CHANNEL AI, ERROR IN ODD MEMORIES LEVEL.
TA165	TRANSLATED, CHANNEL A1, BIT GATE GENERATOR LATCH 5 OUTPUT.
TA1=3H0PC1V	TRÂNSLATED CHÂNNELS AT THROUGH A3. HOP CONSTÂNT FOR STORAGE DURING INTERRUPT OPERATION.

SYMBOL	DEFINITION
TAIMD7, NOT TA2MD7 NOT AND TA3 MD7 NOT	INVERSE TRANSLATED, CHANNELS A1, A2, AND A3, MULTIPLICAND - DIVISOR REGISTER LATCH 7.
TATMRII	TRANSLATED, CHANNEL AI MRI INVERTED
TAIMRI NOT	INVERSE TRANSLATED, CHANNEL A1, MRI LATCH GUTPUT.
TAIMRI	TRANSLATED, CHANNEL AI, MRI LATCH OUTPUT.
TAIOPI NOT THROUGH TAIOP4 NOT	INVERSE TRANSLATED CHANNEL AI OPERATION CODE BITS I THROUGH 4.
TALPB	TRANSLATED, CHANNEL AI PHASE B.
TAIPIO NOT	INVERSE TRANSLATED CHANNEL AT PROCESS INPUT/OUTPUT.
TAIPRO NOT, TAZPRO NOT AND TA3 PRO NOT	INVERSE TRANSLATED OLD PARTIAL PRODUCT DURING EITHER MULTIPL Y OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
TALTLC NOT	TRANSLATED, INVERSE CHANNEL A1, TWO SIMULTANEOUS MEMORY ERRORS LEVEL.
TALITES NOT, TAZTES NOT AND TA3	INVERSE TRANSLATED CHANNELS A1, A2 AND A3, TRANSFER REGISTER SERIAL LATCH.
TAIWDA, TAIXDA, TAIYDA AND TAI 20a	TRANSLATED CHANNEL A1, W.X.Y AND Z CLOCK PULSE DRIVERS TO DA TA ADAPTER.
TAZA1 NOT THROUGH TAZA9 NOT	INVERSE TRANSLATED CHANNEL AZ ADDRESS REGISTER BITS I THROUGH 9.
TAZAI3 NOT	TRANSLATED, CHANNEL A2, A13 INVERTED.
TAZEBM NOT	TRANSLATED, INVERSE CHANNEL A2, ERROR IN DDD MEMORIES LEVEL.
TA265	TRANSLATED, CHANNEL AZ, BIT GATE GENERATOR LATCH 5 DUTPUT.
TAZMR! NOT	INVERSE TRANSLATED, CHANNEL A2, MRI LATCH OUTPUT.

SYMBOL	DEFINITION
TA2MR1	TRANSLATED, CHANNEL AZ, MRI LATCH OUTPUT.
TA20P1 NOT THROUGH TA20P4 NOT	INVERSE TRANSLATED CHANNEL AZ OPERATION CODE BITS I THROUGH
TA2P8	TRANSLATED, CHANNEL AZ PHASE B.
TAZPIO NOT	INVERSE TRANSLATED CHANNEL AZ PROCESS INPUT/DUTPUT.
TAZTLC NOT	TRANSLATED, INVERSE CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS LEVEL.
TAZWDA, TAZXDA, TAZYDA AND TAZ ZDA	TRANSLATED CHANNEL A2, W.X.Y AND Z CLOCK PULSE DRIVERS TO DA
TA3A1 NOT THROUGH TA3A9 NOT	WEL A3 ADDRESS REGISTER BITS 1 THRC
TA3AI3 NOT	A3, AI3 INVERTED.
TABEBM NOT 1 THE STATE OF THE S	TRANSLATED, INVERSE CHANNEL A3, ERROR IN ODD MEMORIES LEVEL.
TA3G5	TRANSLATED; CHANNEL A3; BIT GATE GENERATOR EATCH'S OUTPUT.
TABMRII	TRANSLATED, CHANNEL A3 MRI INVERTED
TASMRI NOT	INVERSE TRANSLATED, CHANNEL A3, MRI LATCH DUTPUT.
	TRANSLATED. CHANNEL A3, MRI LATCH OUTPUT.
TABOPI NOT THROUGH TABOP4 NOT	INVERSE TRANSLATED CHANNEL A3 OPERATION CODE BITS 1 THROUGH
TABPB	TRANSEATED, CHANNEL A3 PHASE BECTER
TA3P TO NOT	INVERSE TRANSLATED CHANNEL A3 PROCESS INPUT/OUTPUT LEVEL.

SYMBOL	OEFINITION
TASTLC NOT	TRANSLATED INVERSE, CHANNEL A3, TWO SIMULTANEOUS ERRORS LEVE L.
TA3WDA, TA3XDA, TA3YDA AND TA3 2DA	TRANSLATED CHANNEL A3, W,X,Y AND Z CLOCK PULSE DRIVERS TO DATA ADAPTER.
TA=PWR=OFF=IND	TAPE POWER OFF, INDICATOR DRIVER OUTPUT
TA=PWR=ON=IND	TAPE POWER ON, INDICATOR DRIVER OUTPUT
TAADRI THRU TAADR5 IND	TAPE ADDRESS SELECTION BITS I THROUGH 5, INDICATOR DRIVER OU TPUTS.
TADR	TRANSLATED ADDRESS LEVEL.
TAPAR ERR	TAPE PARITY ERROR LEVEL.
TAPB NOT	INVERSE TAPE PARITY BIT LEVEL.
TA ADRI NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 1 LATCH.
TA ADRI	ONE OUTPUT OF TAPE ADDRESS BIT 1 LATCH.
TA ADR2 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 2 LATCH.
TA ADR2	ONE OUTPUT OF TAPE ADDRESS BIT 2 LATCH.
TA ADR3 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 3 LATCH.
TA ADR3	ONE OUTPUT OF TAPE ADDRESS BIT 3 LATCH.
TA ADR4 NOT	ZERO OUTPUT OF TAPE ADORESS BIT 4 LATCH.
IA ADR4	ONE OUTPUT OF TAPE ADDRESS BIT 4 LATCH.
TA ADRS NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 5 LATCH.
TA ADRS	ONE OUTPUT OF TAPE ADDRESS BIT 5 LATCH.

SYMBOL	DEFINITION
TA PWR ERR INT	TAPE POWER ERROR INTERLOCK.
TA PWR RELAY GRD	TAPE POWER RELAY GROUND.
TA PWR REL GRD	TAPE POWER RELAY GROUND. IT BECOMES THE TA PWR GROUND LEVEL WHEN THERE IS NO TAPE POWER ERROR AND TAPE POWER ON PUSHBUTT ON IS PRESSED.
TA PWR	TAPE POWER GROUND LEVEL - ALLOWS TAPE POWER RELAY OIBSK2 TO BE ENERGIZED
TATE " BY	TRANSFER ADDRESS TO COMPUTER.
TBRA14P NOT	INVERSE, TRANSLATED BUFFER REGISTER A. BIT 14 - PARITY.
TBRB14P NOT	INVERSE, TRANSLATED BUFFER REGISTER B, BIT 14 - PARITY.
TBR814P	TRANSLATED, BUFFER REGISTER B, BIT 14 - PARITY.
TCIR SEE SEE	GROUND LEVEL FROM INHIBIT READER CONTROL SWITCH WHICH CAUSES READER INHIBIT RELAY 01A9K15 TO BE ENERGIZED.
10110	TRANSFER DATA TO COMPUTER.
	TEMPERATURE HIGH, INDICATOR DRIVER OUTPUT.
TEMP ERRI	TEMPERATURE ERROR 1.
TEMPRERRZ FF WARREN FF FF	TEMPERATURE ERROR 2.7
TEMP "NORM" TND	TEMPERATURE NORMAL, INDICATOR DRIVER OUTPUT.
TE''ERR 'ÄRRAY IND	TEMPERATURE ERROR ARRAY, INDICATOR DRIVER OUTPUT.
TENERR PAGE IND	TEMPERATURE ERROR PAGE, INDICATOR DRIVER OUTPUT.
THE SEC OFF	

SYMBOL TE RES	DEFINITION TEMPERATURE RESET.
TIME SEL	TIME SELECT.
TIMING MARKER	OSCILOSCOPE SYNC ANY SELECTED CLOCK, BIT GATE AND PHASE.
TNOT	INVERSE DATA SERIALIZER PARITY BIT LATCH OUTPUT.
TOM	INVERSE ERROR RESET (NOT OR ³ D WITH ERROR RESET.).
TPE IND	TAPE PARITY ERROR, INDICATOR DRIVER OUTPUT.
TP GND	TEST POINT GROUND.
TRAI IND	TAPE READER ADDRESS SELECTION BIT 1, INDICATOR DRIVER GUTPUT
TRAI NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 1 LATCH.
TRAI	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 1 LATCH.
TRAZ IND	TAPE READER ADDRESS SELECTION BIT 2, INDICATOR DRIVER GUTPUT
TRAZ NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 2 LATCH.
TRA2	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 2 LATCH.
TRA3 IND	TAPE READER ADDRESS SELECTION BIT 3, INDICATOR DRIVER OUTPUT
TRA3 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 3 LATCH.
TRA3	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 3 LATCH.
TRA4 IND	TAPE READER ADDRESS SELECTION BIT 4. INDICATOR DRIVER GUTPUT
TRA4 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 4 LATCH.

ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 4 LATCH.
TAPE READER ADDRESS SELECTION BIT 5, INDICATOR DRIVER OUTPUT

ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 5 LATCH.

ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 5 LATCH.

TAPE READER ADDRESS SELECTION BIT 6, INDICATOR DRIVER OUTPUT

ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 6 LATCH.

ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 6 LATCH.

TAPE READER ADDRESS SELECTION BIT 7, INDICATOR DRIVER OUTPUT

ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 7 LATCH.

ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 7 LATCH.

TAPE READER ADDRESS SELECTION BIT 8, INDICATOR DRIVER OUTPUT

ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 8 LATCH.
ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 8 LATCH.

TAPE TRACK 1 - ZERO LEVEL FOR A SENSED BIT.

TAPE TRACK 2 - ZERO LEVEL FOR A SENSED BITS

TAPE TRACK 4 - ZERO LEVEL FOR A SENSED BIT.

TRAS IND

TRAS NOT

TRA6 IND

TRA5

TRA6 NOT

TRA7 IND

TRAT NOT

TRAT

TRAB IND

TRAB NOT

TRACK 2 TRACK 3

TRACK

TRACK

TRA8

SYMBOL TRACK 5	DEFINITION TAPE TRACK 5 - ZERO LEVEL FOR A SENSED BIT.
TRACK 6	TAPE TRACK 6 - ZERO LEVEL FOR A SENSED BIT.
TRACK 8	OUTPUT OF TRACK 8 TAPE READER PARITY CHANNEL.
TRANS INH NOT	INVERSE TRANSFER INHIBIT LEVEL.
TRA NOT	INVERSE TRANSFER.
TRA PB	TRANSFER PARITY BIT.
TRA	TRANSFER.
TRCB1	TAPE READER CHARACTER - COUNTER BIT 1
TRC82	TAPE READER CHARACTER - COUNTER BIT 2
TRCB3	TAPE READER CHARACTER - COUNTER BIT 3
TRC84	TAPE READER CHARACTER - COUNTER BIT 4
TRC85	TAPE READER CHARACTER - COUNTER BIT 5
TRCB6	TAPE READER CHARACTER - COUNTER BIT 6
TRCB7	TAPE READER CHARACTER - COUNTER BIT 7
TRCBB	TAPE READER CHARACTER - COUNTER BIT 8.
TRC89	TAPE READER CHARACTER - COUNTER BIT 9.
TRCB-1 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 1 LATCH
TRC8-1	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 1 LATCH.
TRCB-2 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 2 LATCH
TRC8-2	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 2 LATCH.

ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 3 LATCH.
ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 3 LATCH.
ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 4 LATCH.
ONE CUTPUT OF TAPE READER CHARACTER COUNTER BIT 4 LATCH.
ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 5 LATCH.
ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 5 LATCH.
ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 6 LATCH.
ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 6 LATCH.
ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 7 LATCH.
ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 7 LATCH.
ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 8 LATCH.
ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 8 LATCH.
ZERO DUTPUT OF TAPE READER CHARACTER COUNTER BIT 9 LATCH.
ONE DUTPUT OF TAPE READER CHARACTER COUNTER BIT 9 LATCH.
INVERSE TAPE READER CHANNEL 1, FROM DRIVE SOURCE A.
TAPE READER CHANNEL 1, FROM DRIVE SOURCE A.
INVERSE TAPE READER CHANNEL 2, FROM DRIVE SOURCE A.
TAPE READER CHANNEL 2. FROM DRIVE SOURCE A.
INVERSE TAPE READER CHANNEL 3, FROM DRIVE SOURCE A.

TRCB-5 TRCB-6 NOT TRCB-6

TRCB-5 NOT

TRCB-7 TRCB-8 NOT

TRCB-7 NOT

TRC8-8
TRC8-9 NOT
TRC8-9
TRCH1A NOT

TRCHZA NOT

TRCH3A NOT

TRCH2A

SYMBOL

TRCB-3 NOT

TRCB-4 NOT

TRCB-3

TRCB-4

3

TAPE READER CLOCK PULSE GENERATOR.

SYMBOL TRCH3A	DEFINITION TAPE READER CHANNEL 3, FROM DRIVE SOURCE A.
TRCH4A NOT	INVERSE TAPE READER CHANNEL 4, FROM DRIVE SOURCE A.
TRCH4A	TAPE READER CHANNEL 4, FROM DRIVE SOURCE A.
TRCH5A NOT	INVERSE TAPE READER CHANNEL 5. FROM DRIVE SOURCE A.
TRCH5A	TAPE READER CHANNEL 5, FROM DRIVE SOURCE A.
TRCH6A NOT	INVERSE TAPE READER CHANNEL 6, FROM DRIVE SOURCE A.
TRCH6A	TAPE READER CHANNEL 6, FROM DRIVE SOURCE A.
TRCLA NOT	INVERSE TAPE READER CLEAR AND ADD LEVEL.
TRCP1A	TAPE READER CLOCK PULSE I FROM A DRIVE SOURCE.
TRCP18	TAPE READER CLOCK PULSE 1 FROM B DRIVE SOURCE.
TRCP1C	TAPE READER CLOCK PULSE I FROM C DRIVE SOURCE.
TRCP2A	TAPE READER CLOCK PULSE 2 FROM A DRIVE SOURCE.
TRCP28	TAPE READER CLOCK PULSE 2 FROM B DRIVE SOURCE.
TRCP3A	TAPE READER CLOCK PULSE 3 FROM A DRIVE SOURCE.
TRCP4	TAPE READER CLOCK PULSE 4
TRCP ERR DLY	TAPE READER CLOCK PULSE ERROR DELAY.
TRCP ERR NOT	INVERSE TRCP ERR LEVEL.
TRCP ERR	ONE OUTPUT OF THE TAPE READER CLOCK PULSE ERROR LATCH. HEN A CLOCK FAILS TO A CONSTANT ONE.

TRCP GEN

SYMBOL TRDA PB NOT	DEFINITION Inverse tape reader data parity bit.
TRDA PB	TAPE READER DATA PARITY BIT.
TRDA RES	TAPE READER DATA RESET.
TRDS1 IND	TAPE READER DATA SELECTOR BIT 1. INDICATOR DRIVER OUTPUT.
TRDS2 IND	TAPE READER DATA SELECTOR BIT 2, INDICATOR DRIVER OUTPUT.
TRDS3 IND	TAPE READER DATA SELECTOR BIT 3, INDICATOR DRIVER OUTPUT.
ÍRDS4 IND	TAPE READER DATA SELECTOR BIT 4, INDICATOR DRIVER OUTPUT.
TRDX	TAPE READER, DUPLEX MODE.
TRG CLOCK1	TRIGGER INPUT. CLOCK 1.
TRG CLOCK2	TRIGGER INPUT, CLOCK 2.
TRIA PB NOT	INVERSE TAPE READER INSTRUCTION - ADDRESS PARITY BIT.
TRIA PB	TAPE READER INSTRUCTION - ADDRESS PARITY BIT.
TRIA RES	TAPE READER INSTRUCTION ADDRESS RESET.
TRIS1 IND	TAPE READER INSTRUCTION SECTOR BIT 1, INDICATOR DRIVER OUTPU
TRIS1 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 1 LATCH.
TRISI	ONE GUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 1 LATCH.
TRISZ IND	TAPE READER INSTRUCTION SECTOR BIT 2, INDICATOR DRIVER OUTPU
TRIS2 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 2 LATCH.
TRIS2	ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 2 LATCH.

ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 1 LATCH.

0
8
Σ
>

DEFINITION

TAPE READER INSTRUCTION SECTOR BIT 3. INDICATOR DRIVER DUIPU

TAPE READER INSTRUCTION SECTOR BIT 4, INDICATOR DRIVER OUTPU ZERO GUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 3 LATCH. ONE GUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 3 LATCH.

TAPE READER OPERAND ADDRESS BIT 1, INDICATOR DRIVER DUTPUT. ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 4 LATCH. ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 4 LATCH. TAPE READER MEMORY MODULE BIT 1, INDICATOR DRIVER OUTPUT. TAPE READER MEMORY MODULE BIT 2. INDICATOR DRIVER OUTPUT. TAPE READER MEMORY MODULE BIT 3, INDICATOR DRIVER DUTPUT. ZERO CUTPUT OF TAPE READER OPERAND ADDRESS BIT 1 LATCH. ZERO DUTPUT OF TAPE READER MEMORY MODULE BIT 1 LATCH. ZERO OUTPUT OF TAPE READER MEMORY MODULE BIT 2 LATCH. ZERO OUTPUT OF TAPE READER MEMORY MODULE BIT 3 LATCH. ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 1 LATCH. ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 2 LATCH. ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 3 LATCH.

FRIS3 IND

FRIS3 NOT

TRIS4 IND

TR IS3

TRIS4 NOT

TRMMI IND

TR154

NOT

TRMMI

TRAMI

TRMM2 IND

TRMM2 NOT

FRMM3 IND

TRMM2

TRMM3 NOT

TRMM3

FROAT IND

TROAL NOT

FROAL

ADDRESS BIT 2, INDICATOR DRIVER OUTPUT.

DEFINITION

READER OPERAND ADDRESS BIT 2 LATCH.

READER OPERAND ADDRESS BIT 2" LATCH.

ADDRESS BIT 3, INDICATOR DRIVER OUTPUT.

READER OPERAND ADDRESS BIT 3 LATCH.

READER OPERAND ADDRESS BIT 3 LATCH.

ADDRESS BIT 4, INDICATOR DRIVER DUTPUT.

READER OPERAND ADDRESS BIT 4 LATCH.

READER OPERAND ADDRESS BIT 4 LATCH.

ADDRESS BIT 5, INDICATOR DRIVER OUTPUT.

READER OPERAND ADDRESS BIT 5 LATCH.

READER OPERAND ADDRESS BIT 5 LATCH.

TROAZ IND	SYMBUL	TAPE READER OPERAND
TROA2	NOT	ZERO OUTPUT OF TAPE
TROAZ		ONE OUTPUT OF TAPE F
TROA3	ONI	TAPE READER OPERAND
TROA3	NOT	ZERO OUTPUT OF TAPE
TROA3		ONE OUTPUT OF TAPE F
TROA4 IND	IND	TAPE READER OPERAND
TROA4	NOT	ZERO OUTPUT OF TAPE
TROA4	- \$-	ONE OUTPUT OF TAPE F
TROAS IND	IND	TAPE READER OPERAND
TROAS	NOT	ZERO OUTPUT OF TAPE
TROAS		ONE OUTPUT OF TAPE F
TROA6 IND	OÑI	TAPE READER OPERAND
TROA6 NOT	NOT	ZERO. OUTPUT OF TAPE
TROA6	÷	ONE OUTPUT OF TAPE F
TROAT	IND	TAPE READER OPERAND
TROAT	NOT	ZERO OUTPUT OF TAPE
TROAT		ONE OUTPUT OF TAPE
TROA8	INĎ	TAPE READER OPERAND
TROAB	NOT	ZERO OUTPUT OF TAPE

ADDRESS BIT 6, INDICATOR DRIVER, GUTPUT.

READER OPERAND ADDRESS BIT 6 LATCH

READER OPERAND ADDRESS BLT 6/LATCH.

ADDRESS BIT 8, INDICATOR DRIVER OUTPUT.

READER OPERAND ADDRESS BIT B LATCH.

ADDRESS BIT 7, INDICATOR DRIVER OUTPUT.

READER OPERAND ADDRESS BIT 7 LATCH.

READER UPERAND ADDRESS BIT 7 LATCH.

L
0
Œ
Σ
>
'n

TROA8	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 8 LATCH.
TROA9 IND	TAPE READER OPERAND ADDRESS BIT 9, INDICATOR DRIVER OUTPUT.
TROA9 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 9 LATCH.
TRDA9	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 9 LATCH.
TROP1 IND	TAPE READER OPERATION CODE BIT 1, INDICATOR DRIVER DUTPUT.
TROP 1 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 1 LATCH.
TROP1	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 1 LATCH.
TROP2 IND	TAPE READER OPERATION CODE BIT 2, INDICATOR DRIVER OUTPUT.
TROP2 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 2 LATCH.
TROP2	ONE CUTPUT OF TAPE READER OPERATION CODE BIT 2 LATCH.
TROP3 IND	TAPE READER OPERATION CODE BIT 3, INDICATOR DRIVER OUTPUT.
TROP3 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 3 LATCH.
TROP3	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 3 LATCH.
TROP4 IND	TAPE READER OPERATION CODE BIT 4, INDICATOR DRIVER OUTPUT.
TROP4 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 4 LATCH.
TR0P4	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 4 LATCH.
TR 810 IND	TAPE READER BIT 10, INDICATOR DRIVER OUTPUT.
TR 810 NOT	ZERO OUTPUT OF TAPE READER BIT 10 LATCH.
TR 810	ONE OUTPUT OF TAPE READER BIT 10 LATCH.

S TR 811 IND	SYMBOL IND	DEFINITION TAPE READER BIT 11, INDICATOR DRIVER OUTPUT.
TR 811	TON	ZERO OUTPUT OF TAPE READER BIT 11 LATCH.
TR 811		ONE OUTPUT OF TAPE READER BIT 11 LATCH.
TR BIZ IND	QNI	TAPE READER BIT 12, INDICATOR DRIVER OUTPUT.
TR B12 NOT	NOT	ZERO OUTPUT OF TAPE READER BIT 12 LATCH.
TR 812		ONE OUTPUT OF TAPE READER BIT 12 LATCH.
TR 813	ONI	TAPE READER BIT 13, INDICATOR DRIVER OUTPUT.
TR 813	NOT	ZERO OUTPUT OF TAPE READER BIT 13 LATCH.
IR B13	Dra.	ONE CUTPUT OF TAPE READER BIT 13 LATCH.
TR 814	814 IND	TAPE READER BIT 14, INDICATOR DRIVER OUTPUT.
TR 814 NOT	NOT	ZERO OUTPUT OF TAPE READER BIT 14 LATCH.
TR 814		ONE OUTPUT OF TAPE READER BIT 14 LATCH.
TR 815	IND	TAPE READER BIT 15, INDICATOR DRIVER OUTPUT.
TR 815	NOT	ZERO OUTPUT OF TAPE READER BIT 15 LATCH.
TR 815	•	ONE OUTPUT OF TAPE READER BIT 15 LATCH.
TR 816	816 IND	TAPE READER BIT 16, INDICATOR DRIVER OUTPUT.
TR B16	NOT	ZERO OUTPUT OF TAPE READER BIT 16 LATCH.
TR 816	;	ONE OUTPUT OF TAPE READER BIT 16 LATCH.
TR 817	QNI	TAPE READER BIT 17, INDICATOR DRIVER OUTPUI.
TR 817	NOT	ZERO OUTPUT OF TAPE READER BIT 17 LATCH.

-	
0	
8	
Σ	
>	
. ^	

z	
NOI	
_	
_	
5	
Z	
щ	
DEF	
_	

TAPE READER BIT 18, INDICATOR ORIVER DUTPUT. TAPE READER BIT 19, INDICATOR DRIVER DUTPUT. TAPE READER BIT 20, INDICATOR DRIVER GUTPUT. TAPE READER BIT 21, INDICATOR DRIVER OUTPUT. TAPE READER BIT 22. INDICATOR DRIVER GUTPUT. TAPE READER BIT 1, INDICATOR ORIVER DUTPUT. ZERO OUTPUT OF TAPE READER BIT 18 LATCH. ZERO OUTPUT OF TAPE READER BIT 19 LATCH. ZERO OUTPUT OF TAPE READER BIT 20 LATCH. ZERO OUTPUT OF TAPE READER BIT 21 LATCH. ZERO QUIPUT OF TAPE READER BIT 22 LATCH. ONE OUTPUT OF TAPE READER BIT 17 LATCH. ONE OUTPUT OF TAPE READER BIT 18 LATCH. ONE OUTPUT OF TAPE READER BIT 19 LATCH. ONE CUTPUT OF TAPE READER BIT 20 LATCH. ZERO OUTPUT OF TAPE READER BIT 1 LATCH. ONE OUTPUT OF TAPE READER BIT 21 LATCH. ONE OUTPUT OF TAPE READER BIT 22 LATCH. ONE OUTPUT OF TAPE READER BIT I LATCH.

TR B20 IND

TR 820 NOT

TR 821 IND

TR 820

TR 821 NOT

TR 821

TR B18 IND

TR 817

TR 818 NOT

TR 819 IND

TR 818

TR 819 NOT

TR B1 IND

TR 819

TR B1 NOT

TR 81

NOT

TR 822

822

TR 822 IND

SYMBOL TR B23 IND	DEFINITION TAPE READER BIT 23, INDICATOR DRIVER OUTPUT.
TR 823 NOT	ZERO DUTPUT OF TAPE READER BIT 23 LATCH.
TR 823	ONE OUTPUT OF TAPE READER BIT 23 LATCH.
TR 824 IND	TAPE READER BIT 24, INDICATOR DRIVER OUTPUT.
TR 824 NOT	ZERO OUTPUT OF TAPE READER BIT 24 LATCH.
TR 824	ONE OUTPUT OF TAPE READER BIT 24 LATCH.
TR 825 IND	TAPE READER BIT 25, INDICATOR DRIVER OUTPUT.
TR 825 NOT	ZERO OUTPUT OF TAPE READER BIT 25 LATCH.
TR 825	ONE OUTPUT OF TAPE READER BIT 25 LATCH.
TR B2 IND	TAPE READER BIT 2, INDICATOR DRIVER OUTPUT.
TR B2 NOT	ZERO OUTPUT OF TAPE READER BIT 2 LATCH.
TR 82	ONE OUTPUT OF TAPE READER BIT 2 LATCH.
TR 83 IND	TAPE READER BIT 3, INDICATOR DRIVER OUTPUT.
TR B3 NOT	ZERO DUTPUT OF TAPE READER BIT 3 LATCH.
TR 83	ONE OUTPUT OF TAPE READER BIT 3 LATCH.
TR 84 IND	TAPE READER BIT 4, INDICATOR DRIVER OUTPUT.
TR 84 NOT	ZERO OUTPUT OF TAPE READER BIT 4 LATCH.
TR 84	ONE OUTPUT OF TAPE READER BIT 4 LATCH.
TR B5 IND	TAPE READER BIT 5, INDICATOR DRIVER OUTPUT.
TR 85 NOT	ZERO OUTPUT OF TAPE READER BIT 5 LATCH.

DEFINITION	ONE OUTPUT OF TAPE, READER BIT 5 LATCH.	TAPE READER BIT. 6. INDICATOR DRIVER OUTPUT.	ZERO OUTPUT OF TAPE READER BIT 6 LATCH.	ONE OUTPUT OF TAPE READER BIT 6 LATCH.	TAPE READER BIT 7, INDICATOR DRIVER OUTPUT.	ZERO OUTPUT OF TAPE READER BIT 7 LATCH.	ONE OUTPUT OF TAPE READER BIT 7 LATCH.	TAPE READER BIT 8. INDICATOR DRIVER OUTPUT.	ZERO OUTPUT OF TAPE READER BIT 8 LAICH.	ONE OUTPUT OF TAPE READER BIT 8 LATCH.	TAPE READER BIT 9, INDICATOR DRIVER OUTPUT.	ZERO OUTPUT OF TAPE READER BIT 9 LATCH.	ONE OUTPUT OF TAPE READER BIT 9 LATCH.	TAPE READER DATA RESET.	TAPE READER DATA RESET LEVEL.	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 1 LATCH.	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 1 LATCH.	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 2 LATCH.	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 2 LATCH.
SYMBOL	TR 85	TR 86 IND	TR B6 NOT	TR 86	TR 87 IND	TR 87 NOT	TR 87	TR 88 IND	TR 88 NOT .	TR 88	TR 89 IND	TR B9 NOT	TR 89	TR DATA RESET	TR DATA RES	TR DS1 NOT	TR DS1	TR DS2 NOT	TR DS2

SYMBOL TR DS3 NOT	DEFINITION ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 3 LATCH.
TR. DS3	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 3 LATCH.
TR DS4 NOT	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 4 LATCH.
TR DS4	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 4 LATCH.
TR DX IND	TAPE READER DUPLEX MODE. INDICATOR DRIVER OUTPUT.
TR IA RES	TAPE READER INSTRUCTION ADDRESS LEVEL.
TR RESR	TAPE READER, RESET REGISTER.
TR SIGN IND	TAPE READER SIGN BIT, INDICATOR DRIVER OUTPUT.
TR SIGN NOT	ZERO OUTPUT OF TAPE READER SIGN BIT LATCH.
TR SIGN	ONE OUTPUT OF TAPE READER SIGN BIT LATCH.
TR SX IND	TAPE READER SIMPLEX MODE, INDICATOR DRIVER OUTPUT.
TR SYL 1 IND	TAPE READER SYLLABLE 1, INDICATOR DRIVER OUTPUT.
TR SYL 1 PB	TAPE READER SYLLABLE 1 PARITY BIT. CHANNEL 6 OF TAPE CHARACT ER 9 IS PARITY BIT FOR SYLLABLE 1.
TR SYL OPB	TAPE READER SYLLABLE O PARITY BIT. CHANNEL 1 OF TAPE CHARACT ER B IS PARITY BIT FOR SYLLABLE O.
TR SYL O IND	TAPE READER SYLLABLE O, INDICATOR DRIVER OUTPUT.
TR SYL O	TAPE READER SYLLABLE 0.
TRSTO	DECODED TAPE READER STORE.
TRSX	TAPE READER, SIMPLEX MODE.
TRSYLI PB IND	TAPE READER SYLLABLE 1 PARITY BIT, INDICATOR DRIVER OUTPUT.

SYMBOL	DEFINITION
TRSYL1 PB NOT	INVERSE TAPE READER SYLLABLE I PARITY BIT.
TRSYLO PB IND	TAPE READER SYLLABLE O PARITY BIT INDICATOR DRIVER GUTPUT.
TRSYLO PB NOT	INVERSE TAPE READER SYLLABLE O PARITY BIT.
TRIT	TAPE READER TIMING TRACK. DRIVES TAPE READER CLOCK GENERATOR
T NOT	INVERSE, DATA SERIALIZER PARITY BIT LATCH GUTPUT.
T PE ERR NOT	INVERSE TAPE PARITY ERROR.
٠	DATA SERIALIZER PARITY BIT LATCH DUTPUT.
TSP1-2	TRANSLATED SPARE PROBE 1 AND 2.
TWO NOT OR FOUR NOT	TAPE READER OPERATION CODE BIT 2 AND TAPE READER OPERATION CODE BIT 4 DECODED.
VER ONLY IND 1 AND 2	VERIFY ONLY, INDICATOR DRIVER 1 AND 2 OUTPUTS.
WDL1G	WRITE DELAY LINE 1, DRIVER PIN G OUTPUT.
мог 1н	WRITE DELAY LINE 1, DRIVER PIN H OUTPUT.
WDL2G	WRITE DELAY LINE 2, DRIVER PIN G OUTPUT.
WDL2H	WRITE DELAY LINE 2, DRIVER PIN H OUTPUT.
MDL3G	WRITE DELAY LINE 3, DRIVER PIN G OUTPUT.
МОГЭН	WRITE DELAY LINE 3, DRIVER PIN H OUTPUT.
WD CTR A NOT THROUGH F NOT	INVERSE WORD COUNTER A THROUGH F.
WD CTR A	WORD COUNTER A.
WD CTR B	WORD COUNTER B.

INDEX

. A	C (cont)
AC power distribution 2-2	primary power checks 7-2
Address compare 2-45	secondary power checks 7-3
Address shift register2-42	self-check tape instruction
Address simulators2-58	and operational codes 7-252
AI3/TRS past history word	self-check tape instructions 7-195
counter	self-check tape listing 7-168
Assembly 5-1	single step checks 7-5
Assembly drawings10-4	tape reader clock and controls
Assembly locations 1-6	checks
Automated logic diagrams	tape reader register checks 7-4
(ALD's) 8-1, 10-3	Cards (SMS), (see Standard
part number index	Modular System)
typical logic block 10-11	Channel switching2-16
typical page	Channel-module switching 2-15
J.F. Frig.	Circuit card location charts 10-3
В	CIO codes
	Clock generator 2-8
Binary counter2-12	tape reader
Bit generator	Comparator, exclusive OR 2-12
Bit-gate shift register control	Compare error circuits2-38
circuit 2-9	control circuits 2-39
Bit-gate sync error detectors 2-10	Computer control2-69
Die gate byne errer detecters 2	memory clock2-70
C	restart2-70
•	single step2-70
Calibration 7-1	stop
automatic self-check and	Connectors 3-1
tape reader checks 7-4	Construction
channel-module switching	Control panels 1-2
checks	Controls 3-1
computer power checks 7-3	Counters-
computer temperature sensing	AI3/TRS past history word 2-49
checks 7-5	binary
data register checks 7-5	instruction cycle2-51
halt checks	minor loop (MLC)2-47
initialization procedure 7-16	multiply/divide 2-45
interrupt checks 7-5	real time (RTC)2-49
LVDCME interlocks locations 7-6	switch selector (SSC) 2-48
LVDCME self-check cables	word2-57
interconnections 7-2	Crimped connections9-14
LVDCME self-check timing	quality of
checks 7-4	tools for9-14
memory timing checks 7-4	
past history mode checks 7-5	

INDEX (cont)

D	I
Data display 2-26	Indicator lamp circuits 2-15
register 2-42	Indicators 3-1
controls 2-46	Input/output register2-46
Data selection and storage 2-26	Inspection-
past	daily 6-1
present	after shipment 5-1
Data transfer control 2-36	Installation 5-1
cycle generator 2-36	Instruction cycle counter 2-51
DIN control circuit 2-37	Instruction address display
manual mode control circuits 2-38	register 2-42
DC power distribution to computer	Instruction display register 2-42
interface	Interface
Disagreement-	Interface exerciser 2-46
error detectors 2-10	address register 2-48
errors simulation2-60	Invert error
register	MIVEL CITOL
serializer 2-49	L
Discretes simulators 2-60	-
Display registers-	Logic-
data	diagrams
instruction 2-42	symbols
instruction address 2-42	Lubrication 6-1
Display serial out 2-69	LVDCME-
Display serial out 2 00	construction 1-1
E	controls
ь	electrical characteristics 1-3
Edge connector lists10-3	mechanical characteristics 1-3
Engineering drawings 10-1	part numbers 1-1
Error detectors-	power distribution 2-2
bit-gate sync	purpose
disagreement 2-10	timing
phase sync	tining
tape parity	М
tape reader clock pulse 2-31	141
	Malfunctions 8-1
tape reader sequence 2-32 tape reader serial parity 2-35	Maintenance 6-1
Error devices test 2-69 Error reset circuits	Manual, purpose 1-1 Memory clock control 2-70
Error simulators	Memory loader/data display 2-20
	circuit descriptions 2-28
Error test circuits	•
Exclusive OR comparators 2-12	Memory load-memory
11	verify
Н	Minor loop counter (MLC) 2-47
III ataur atauan	
History storage 2-70	Mode selection circuits 2-32

INDEX (cont)

M (cont)	R
Module switching 2-20 Multiply/divide counter 2-45	Real time counter (RTC) 2-49 Registers-
0	address shift
Op code simulators2-58	disagreement 2-48 input/output
Operational program selection 2-71	instruction display 2-42 instruction address display 2-42
P	interface exerciser address 2-48 PIO accumulator
Painting materials 9-24	PIO memory
paints	sector-syllable-module buffer2-40
solvents	sector-syllable-module
texturing agent	display 2-42 sector-syllable-module
Part symbols	shift
Periodic maintenance 6-1	tape reader 2-22, 2-33 Related manuals, list of, xi
Phase generator	Repair techniques-
PIO accumulator register 2-47	for crimped connections 9-14
PIO memory register	for exterior surface coatings 9-23 for SMS cards 9-19, 9-21
AC	for soldered connections 9-16
DC to computer interface 2-4	for wrapped connections 9-1
internal to LVDCME	Replaceable assemblies and parts 9-1
Preparations-	Restart computer
for shipment 5-1	
for storage 5-1 for use 5-1	S
Probing circuit points 8-1	Second level logic diagrams 10-4
Procedures-	Sector-syllable-module buffer
assembly 5-1 inspection 5-1	register
installation 5-1	register
preparation for shipment 5-1	Sector-syllable-module shift
preparation for storage 5-1 preparation for use 5-1	register
soldering	bit generator
tests 5-1	buffered oscillator 2-56
trouble shooting 8-1 unpacking 5-1	buffer register A and B bit 14 parity
unwrapping 9-13	phase generator
wrapping	serial compare errors 2-67
Program mode selection 2-71	simulation of AI3 and TRS 2-62

INDEX (cont)

S (cont)	T (cont)
of disagreement errors2-58	self-check
of HOPC1 2-62	serial parity error detector2-35
of MD7 and MR12-66	serializer
of PIO 2-67	timing and control circuits 2-28
of PRO2-60	character bit generator 2-31
of PTC AI32-67	clock generator 2-30
of real time counter 2-66	clock pulse error
of tape reader 2-69	detector 2-31
wired-in program 8-1	readout control 2-31
Serial data simulators2-60	sequence error detectors 2-32
Serial parity error detector 2-35	start, stop control 2-28
Simulators-	Test program selection 2-71
address 2-58	Test equipment 4-1
discretes 2-60	Tests 5-1
error	Timing 2-6
op code	Timing simulators 2-53
serial data 2-60	Tools, special 4-1
timing	Transfer control circuit 2-38
Single step	Translation circuits 2-10
Soldered connections 9-16	Trouble isolation 8-1
inspection	Trouble shooting SMS cards 8-1
Standard Modular System (SMS)-	are and a second
card assemblies 1-3	U
card locations 10-3	
card receptacles 1-3	Unpacking 5-1
card repair 9-21	Unwrapping9-13
card replacement9-19	*
logic	V
physical description 1-2	·
Switch assemblies 9-1	Vendor code cross-reference9-10
Switch selector counter (SSC)2-48	Voters
Symbols-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
logic 1-1	W
part 1-1	
Sync control 2-9	Word counter2-57
2,100 com co ,	Wrapped connections 9-1
Т .	procedure for9-11
	quality of
Tape reader-	tools for
controls 2-22	
data transfer-	
automatic2-24	
manual	
register	
automatic loading 2-22	
manual loading 2-23	
parity detector 2-33	

The following comment sheets have been included to allow the reader to make comments concerning this manual. The comment sheets should be completed and forwarded to the following address:

Manager Department 913 IBM Corporation Owego, New York

Volume No.	Section No.	Page No.
Comment:		
·		
Volume No.		Page No
Comment:		
		
Address		
Volume No	Section No.	Page No.
Comment:		
Signature		
Addraga		
		- · · · · · · · · · · · · · · · · · · ·

Volume No.	Section No.	Page No.
Comment:		
Address		
Volume No.	Section No	Page No.
		· -
Signature		
Yalama Na	Conking No.	D N-
Volume No.	Section No.	Page No.
Comment:		
		· · · · · · · · · · · · · · · · · · ·
A dalma a a		
-		

Section No	Page No.
	<u> </u>
Section No.	Page No.
	Section No.