# GEMINI SPACECRAFT DIGITAL COMPUTER ARCHITECTURE

revision 1.0

John Pultorak January 2, 2005

Abstract

This report describes the architecture of the Gemini Spacecraft Digital Computer (from an external perspective), and is probably sufficient to construct a primitive emulator. The computer is described at the register-transfer level. The actual implementation was serial, but there is no attempt here to capture the serial operations.

This information was extracted from:

"NASA Project Gemini Familiarization Manual, Rendezvous and Docking Configurations" SEDR 300, Vol. 2, suppl, July 1, 1966.

This document is publicly available and was purchased from NASA CASI/STI (79N76135) by the author of this report. The cost, at the time, was around \$35. It may be downloadable now.

My architecture analysis and interpretation in this document is public domain and may be used by anyone for any purpose whatsoever.

Conventions IBM assigns number 1 to the high-order (most significant) bit.

## INSTRUCTION SET

Opcodes are in octal.

nmem HOP	opcode 00	e Field	d is in to c	escrij the r	ption nemo	ory lo	ocatio	on re	ferer	nced   addre	by th	e ope	erand	(see	e HOP word) are
		01	02	03	04	05	06	07	08	09	10	11	12	13	
		A1	A2	A3	Α4	Α5	A6	A7	<b>A</b> 8	A9	0	0	0	0	
DIV	01	Divid divid word instr SPQ 01 <b>A1</b>	de, C ded b d tim ructio  02 <b>A2</b>	onte by the le fol on fol 03 <b>A3</b>	nts o e acc lowin llowir 04 <b>A4</b>	f the umul g DI ng DI ng DI 05 <b>A5</b>	men ator. V. To V. Fc 06 <b>A6</b>	nory The obta our o 07 <b>A7</b>	loca 24-l ain th ther 08 <b>A8</b>	tion r bit qu ne qu instr 09 <b>A9</b>	refere iotier otien uctio 10 <b>0</b>	enced nt is a nt, ma ns ca 11 <b>0</b>	l by tl availa ake S in pla 12 <b>0</b>	he op ble c PQ th ced k 13 <b>1</b>	perand are during the 5th he fifth petween DIV and
PRO	02	Proc is re clea 01 <b>A1</b>	ess i ad ir red i 02 <b>A2</b>	nput nto, c f ope 03 <b>A3</b>	or ou or loa rand 04 <b>A4</b>	utput ded 1 A9= 05 <b>A5</b>	. The from, 1. 06 <b>A6</b>	e inp the 07 -	ut or accu 08 	outp mula 09 <b>A9</b>	ut sp itor. 10 <b>0</b>	For o 11 0	ed by utput 12 <b>1</b>	the , the 13 0	operand address accumulator is
RSU	03	Reve	erse	subtr	act.	The a	accur	nula	tor is	subt	tracte	ed fro	om th	e me	mory location
		refe	rence	ed by	the	opera	and.	The	resul	t is p	laced	d in t	he ac	cumu	ulator.
		01 <b>¤1</b>	02 72	03 73	04 74	05 25	06 86	07 87	08	09 <b>79</b>	10	11	12 1	13 1	
		AT	A2	AJ	AT	AD	AU	A/	AO	AJ	U	U	Т	1	
ADD	04	Add to th 01 <b>A1</b>	. The ne co 02 <b>A2</b>	e cont nten 03 <b>A3</b>	tents ts of 04 <b>A4</b>	of th the a 05 <b>A5</b>	ne me iccum 06 <b>A6</b>	emor nulat 07 <b>A7</b>	y loc tor. T 08 <b>A8</b>	ation he re 09 <b>A9</b>	refe esult 10 <b>0</b>	rence is pla 11 <b>1</b>	ed by aced i 12 <b>0</b>	the o n the 13 <b>0</b>	operand is added e accumulator.
SUB	05	Sub subt 01 <b>A1</b>	tract tracte 02 <b>A2</b>	. The ed fro 03 <b>A3</b>	cont om th 04 <b>A4</b>	ents le aci 05 <b>A5</b>	of th cumu 06 <b>A6</b>	ie me ilato 07 <b>A7</b>	emor r. Th 08 <b>A8</b>	y loc e res 09 <b>A9</b>	ation ults i 10 <b>0</b>	refe s plao 11 <b>1</b>	rence ced ir 12 0	d by the 13 <b>1</b>	the operand is accumulator.
CLA	06	Clea loca 01	tion 02	d ado refer 03	l. The ence 04	e acc d by 05	umul the o 06	ator pera 07	is lo nd. 08	aded 09	with 10	the o	conte 12	nts o 13	f the memory
		<b>A1</b>	A2	<b>A</b> 3	Α4	Α5	<b>A</b> 6	A7	<b>A</b> 8	A9	0	1	1	0	
AND	07	Bitw are the 01	vise A logic accul 02	AND. ally A mula 03	The NDe tor. 04	conte d, bit 05	ents c t-by-l 06	of the bit, \ 07	e me with	mory the a	loca ccum 10	tion i iulato	refere or. Th 12	enced e res 13	l by the operand sult is placed in
		AT	AZ	АJ	A4	AD	Αb	A /	Aδ	АУ	U	Ţ	Ŧ	T	
МРҮ	10	Mult mul mul follo follo	tiply. tiplie tiplic wing wing	The d by and f MPY MPY	conte the a form 7. To 7. One	ents accur a 26 obtai e oth	of the nulat -bit p n the er ins	e me cor. T produ e pro struc	mory he 2 ict av duct	/ loca 4 hig /ailat , mak can p	ation h-ord le du ce SP place	refer der b uring Q the d bet	enced its of the s e seco ween	d by the econ ond i MPY	the operand are multiplier and d word time nstruction ' and SPQ.

01	02	03	04	05	06	07	08	09	10	11	12	13
A1	A2	<b>A</b> 3	A4	A5	A6	A7	A8	A9	1	0	0	0

TRA11Transfer. Transfers execution to the address specified in the operand field.<br/>Syllable and sector are unchanged. If A9 is 1, execution will occur in the<br/>residual sector.000105020010111012

A1	A2	Α3	Α4	Α5	A6	A7	<b>A</b> 8	A9	1	0	0	1
01	02	03	04	05	06	07	08	09	10	11	12	13

SHF 12 Shift. Shifts the contents of the accumulator left or right one or two places, as specified by the operand. An invalid code in the operand clears the accumulator. Left-shift enters zeroes in the low order positions. Right-shift copies the sign bit in the high-order positions. Valid codes:

						A1-	-A3		A4-	-A6				
shif	t le	eft 1	l bit	t		igr	nored	f	3	3				
shif	t le	eft 2	2 bi	ts		igr	nored	f	4	4				
shif	t ri	ight	1 b:	it		1			2					
shift right 2 bits						0			2					
01	02	03	04	05	06	07	08	09	10	11	12	13		
A1	A2	A3	A4	Α5	A6	-		-	1	0	1	0		

- тмі 13 Transfer on minus accumulator sign. If the sign bit in the accumulator is negative, execution transfers to the address specified by the operand. Syllable and sector are unchanged. If A9 is 1, execution will occur in the residual sector 01 02 04 05 06 07 8 0 09 10 03 11 12 13 A5 A6 A7 A1 A2 Α3 Α4 **A**8 Α9 1 0 1 1
- STO 14 Store. The accumulator is stored in the memory location referenced by the operand. The accumulator is unchanged. 01 02 03 04 05 06 07 08 09 10 11 12 13 A1 A2 A3 A4 Α5 Аб A7 Α8 Α9 1 1 0 0
- SPQ 15 Store product or quotient. The product is available in the second word time following MPY. The quotient is available in the fifth word time following DIV. The product or quotient is stored in the memory location referenced by the operand. 01 02 03 04 05 06 07 10 13 08 09 11 12 A1 Α2 A3 Α4 Α5 A6 Α7 Α8 Α9 1 1 0 1

CLD 16 Clear and add discrete. The discrete input selected by the operand is read into all accumulator bit positions. 01 02 03 04 05 06 07 08 09 10 11 12 13 A1 A2 Α3 Α4 Α5 A6 1 1 1 0 \_ - -

TNZ 17 Transfer on non-zero. If the contents of the accumulator are non-zero, execution transfers to the address specified by the operand. Syllable and sector are unchanged. If A9 is 1, execution will occur in the residual sector. 01 02 03 04 05 06 07 08 09 10 11 12 13 A1 A8 1 1 1 A2 A3 Α4 Α5 Α6 A7 Α9 1

### MDIU

### DESCRIPTION

The MDIU is the pilot interface to the computer. It consists of Manual Data Keyboard and a Manual Data Readout units.

The Manual Data Keyboard is a keypad containing 10 buttons:

```
ZERO, 1,2,3,4,5,6,7,8,9
```

The Manual Data Readout has 3 buttons:

READOUT, CLEAR, ENTER

The Manual Data Readout also has a 7 digit decimal display. The first 2 digits show an address, and the last 5 digits show data.

The pilot can enter or display data for up to 99 addresses. Each address identifies a type of data. A display of zero address and data indicates pilot error.

### OPERATION

The pilot enters data by depressing keys on the numeric keypad. The address is entered first (2 button presses). Then the data is entered (5 button presses). Each inserted digit is displayed for verification. After the data is entered, the pilot presses ENTER to store the data in the selected memory location.

The pilot checks data at an address by entering the 2 digit (2 button presses) address, and then pressing READOUT. The selected data is displayed.

The CLEAR button must be pushed before the first quantity of data is entered or displayed. If the pilot presses the CLEAR pushbutton during address or data entry, the previous entries are rejected, and the address and data must be reentered.

If the pilot enters an invalid address, enters more than 7 digits, or fails to insert an address before pressing ENTER or READOUT, the readout displays 7 zero digits indicating pilot error.

### INTERFACES (CLD)

The following are accessed by the CLD instruction. The operand is bits (A1-A9) of the CLD instruction. 'x' means don't care.

		CLD operand	(A1-A9)
DI01	Data Ready	10x	A digit $(0-9)$ key has been pressed.
DI02	Enter	20x	The ENTER key was pressed.
DI03	Readout	30x	The READ OUT key was pressed.
DI04	Clear	40x	The CLEAR key was pressed.

### INTERFACES (PRO)

The following are accessed by the PRO instruction. The operand is bits (A1-A9) of the PRO instruction. 'x' means don't care.

		PRO	operand	(Al-A9)
D030	Digit magnitude weight 1	03x		
D031	Digit magnitude weight 2	2 13x		
DO32	Digit magnitude weight 4	1 23x		
DO33	Digit magnitude weight 8	33x		
DO40	Reset DI01, DI02, DI03	04x		
D041	Display device drive	14x		
D050	Digit select weight 1	05x		
D051	Digit select weight 2	15x		
DO52	Digit select weight 4	25x		
DI43	Read MDIU insert data	34x		

#### PROTOCOL

When the pilot presses CLEAR, DI04 is set. The program polls this input, using the CLD instruction. When the program detects DI04, it sets DO40 off. This resets DI01, DI02, and DI03, and clears the MDIU keyboard input buffer. The program then sets DO41 off to reset the display drivers.

When the pilot presses a digit pushbutton, the BCD code is inserted into the keyboard input buffer and DI01 is turned on. The program reads the buffer into the Accumulator bits A1-A4 with DI43. After that, the program sets DO40 off.

To display the entered digit, the program uses DO50, DO51, and DO52 to select the digit to be displayed. Then, the program sets DO41 to turn on the display drivers. It then sends the BCD digit to the buffer using DO30, DO31, DO32, and DO33. The program waits 0.5 seconds (for the mechanical digit display to respond), and then sets DO40 and DO41 off.

After all seven digits are entered, the pilot depresses ENTER, which results in DIO2 being set on. The program then sets DO40 off, converts the 5 decimal digits to binary, and stores them in the selected memory location according to the 2-digit address.

To read data out of the computer, the pilot enters the 2-digit address and depresses the READ OUT button. This causes DIO3 to be set on. The computer sets DO40 off, converts the requested quantity to BCD, and sends the BCD data to the display buffer one digit at a time in 0.5 second intervals.

The on/off state of the latches is controlled by the sign bit in the Accumulator. A positive sign bit sets the latch. A negative sign resets the latch.

### MEMORY

Memory is 4096 words. Each word is 39 bits, consisting of three 13-bit syllables. IBM assigns number 1 to the leftmost bit.

----- SYLLABLE -----01 02 03 04 05 06 07 08 09 10 11 12 13 (bit position) ----- WORD -----SYLLABLE 0 SYLLABLE 1 SYLLABLE 2 01 ... 13 14 ... 26 27 ... 39 (bit position) -----39 bit word -----01 13 14 26 27 39 SYLLABLE 0 SYLLABLE 1 SYLLABLE 2 8-bit address 12-bit sector address (256 words) 000 - 377 0000 - 0377 0 0400 - 0777 (256 words) 000 - 377 1 1000 - 1377 2 (256 words) 000 - 377 000 - 377 3 (256 words) 1400 - 1777 000 - 377 2000 - 2377 4 (256 words) 2400 - 2777 000 - 377 5 (256 words) 3000 - 3377 000 - 377 6 (256 words) 000 - 377 7 (256 words) 3400 - 3777 000 - 377 4000 - 4377 10 (256 words) 000 - 377 4400 - 4777 11 (256 words) 000 - 377 5000 - 5377 (256 words) 12 000 - 377 5400 - 5777 13 (256 words) 000 - 377 6000 - 6377 14 (256 words) 6400 - 6777 7000 - 7377 | 000 - 377 15 (256 words) (256 words) 000 - 377 16 (256 words; the "residual sector") | 000 - 377 7400 - 7777 17

### WORD REPRESENTATION

#### Instruction word

Instruction words are 1 syllable long. Instruction words can be read from any syllable of memory.

01 02 03 04 05 06 07 08 09 10 11 12 13 (bit position) A1 A2 A3 A4 A5 A6 A7 A8 A9 OP1 OP2 OP3 OP4 (fields)

A1-A8 is the operand field. The low-order bit is A8.

A9 is the "residual" bit. A9=1 Use memory sector 17 (the "residual" sector) A9=0 Use sector register to reference memory.

OP1-OP4 is the opcode field. The low-order bit is OP4.

#### Data word

Data words are 2 syllables long. Numbers are 2's compliment, with 25 magnitude bits and 1 sign bit. The low-order bit is M25. The high-order bit is M1. 'S' is the sign.

Data words are read from syllables 0 and 1 of memory (normal mode) or syllable 2 only if the "special syllable bit" is set in the HOP word.

01	02	03	04	05	06	07	08	09	10	11	12	13	(bit	position)
M25	M24	M23	M22	M21	M20	M19	M18	M17	M16	M15	M14	M13	(bit	code)
14	15	16	17	18	19	20	21	22	23	24	25	26	(bit	position)
M12	M11	M10	м9	м8	М7	MG	М5	М4	м3	М2	М1	S	(bit	code)

The least significant bit (M25) comes first because arithmetic operations are done serially, beginning with the low order bits.

#### HOP word

The HOP word transfers execution to a different sector in memory.

01	02	03	04	05	06	07	08	09	10	11	12	13	(bit position)
<b>A1</b>	<b>A2</b>	<b>A3</b>	<b>A4</b>	<b>A5</b>	<b>A6</b>	<b>A7</b>	<b>A8</b>	<b>A9</b>	<b>s1</b>	<b>s2</b>	<b>s3</b>	<b>54</b>	(fields)
14 	15 <b>sya</b>	16 <b>SYB</b>	17 	18 <b>s5</b>	19 	20	21	22	23	24	25 	26 	(bit position) (fields)

A1-A8 identifies the address of the next instruction to execute in the new sector.

A9 is the "residual" bit.

A9=0 Use sector bits S1-S4 to select the new sector. A9=1 Use memory sector 17 (the "residual" sector) for the new sector.

S1-S4 identifies the new sector. Overridden if A9=1.

SYA and SYB select the new syllable. SYB SYA selected syllable

0	0	0
0	1	1
1	0	2

S5 (special syllable bit) sets the mode for reading data words. S5=0 Read data words from syllables 0 and 1 (normal mode). S5=1 Read data words from syllable 2 only.

### **REGI STERS**

This is a serial computer using early technology. Many registers are implemented by glass delay lines: data is maintained by regenerating it and recirculating it through the delay line. These representations are functional:

OPR Operation Register (4 bit) 01 02 03 04 (bit position) OP1 OP2 OP3 OP4 SCR Sector Register (4 bit) 01 02 03 04 (bit position) s1 s2 s3 s4 IAR Instruction Address Register (9 bit) 01 02 03 04 05 06 07 08 09 (bit position) A1 A2 A3 A4 A5 A6 A7 A8 A9 A1-A8 identifies the "word position" of the next instruction to execute in the new sector. A9 is the "residual" bit. A9=0 Use sector bits S1-S4 to select the new sector. A9=1 Use memory sector 17 (the "residual" sector) for the new sector. SYR Syllable Register (2 bit) 01 02 (bit position) SYB SYA SYB SYA selected syllable 0 0 0 0 1 1 0 1 2 SSB Special Syllable Bit (1 bit) SSB=0 Read data words from syllables 0 and 1 (normal mode). SSB=1 Read data words from syllable 2 only. MAR Memory Address Register (8 bit) 08 01 02 03 04 05 06 07 (bit position) A1 A2 A3 A4 A5 A6 A7 A8 A1-A8 identifies a memory address inside a sector. ACC Accumulator (26 bit) 01 02 03 04 05 06 07 08 09 10 11 12 13 (bit position) M25 M24 M23 M22 M21 M20 M19 M18 M17 M16 M15 M14 M13 (bit code) 14 15 16 17 18 19 20 21 22 23 24 25 26 (bit position)

M12	M11	M10	м9	м8	М7	MG	М5	м4	м3	М2	М1	S	(bit code)
-----	-----	-----	----	----	----	----	----	----	----	----	----	---	------------

The least significant bit (M25) comes first because arithmetic operations are done serially, beginning with the low order bits.

### TIMING

The computer instruction cycle is 5 phases long: (PA, PB, PC, PD, PE).

All instructions execute in 1 cycle, except for MPY and DIV. MPY requires 3 cycles, and DIV requires 6 cycles.

A MPY or DIV instruction starts the operation in the multiply-divide element. The program must obtain the result (using the SPQ instruction) at the right time.

When MPY is commanded, the product is available two cycle times later. When DIV is commanded, the quotient is available five cycle times later.

It is possible to have one other instruction run concurrently between MPY and SPQ, and four other instructions run concurrently between the DIV and SPQ. However, an MPY or DIV is always followed by a SPQ before a new MPY or DIV is given.

Description of the instruction cycle:

- PA Phase A: Read the 13-bit instruction word from memory and store it in the instruction address register (IAR), Store the 4-bit operation code in the operation register (OPR).
- PB Phase B: Copy the operand address from the instruction address register (IAR) to the memory address register (MAR). Increment the instruction address in the instruction address register (IAR).
- PC/D Phases C and D: Perform the instruction specified in the operation register (OPR).
- PE Phase E: Transfer the address of the next instruction from the instruction Address Register (IAR) to the memory address register (MAR). This prepares the computer to read the next instruction in the upcoming Phase A.

### **REGISTER TRANSFERS**

Disclaimer: For simplicity (and due to lack of information), operations in phases C and D have been lumped into one phase C/D category. A few operations SEDR 300 identifies for phases A, B, or E have also been moved to C/D. The register transfers herein are my interpretation, and have not been tested in an emulator. Doubtlessly, there are errors and omissions.

```
KEY:
      []
            specifies an address for a memory transfer
            specifies a range of bits
            (colon) terminates a control function
      *
            logical AND
            logical OR
      +
            logical invert (NOT)
            denotes transfer of information
      < -
            denotes a portion of a register
      ()
      plus arithmetic addition operator
      minus arithmetic subtraction operator
      #
            comment follows
initial:
            # Initialization: start execution in sector 0, address 0,
            # syllable 0,
      SCR < - 0
      MAR < - 0
      SYR <- 0
PA * IAR(A9)':
            # Phase A: if the residual bit is zero, construct 12-bit
            # effective address for next instruction from the sector
            # register and the memory address register.
      ea(1-4) <- SCR, ea(5-12) <- MAR
PA * IAR(A9):
            # Phase A: if the residual bit is one, construct 12-bit
            # effective address for next instruction from the residual
            # sector (17) and the memory address register.
      ea(1-4) < -17, ea(5-12) < -MAR
PA:
            # Phase A: using the 12-bit effective address, fetch the
            # next instruction from the selected syllable.
      IAR <- MEM[ea, SYR]</pre>
      OPR <- MEM[ea, SYR]
PB:
            # Phase B: prepare to access the operand. Bump the address for the
            # next instruction.
      MAR <- IAR(A1-A8)
      IAR(A1-A8) <- IAR(A1-A8) plus 1</pre>
PC/D * IAR(A9)':
            # Phases C and D: construct 12-bit effective address for
```

 $\ensuremath{\#}$  the operand from the sector register and the memory *# address register.* ea(1-4) < - SCR, ea(5-12) < - MARPC/D \* IAR(A9): # Phases C and D: construct 12-bit effective address for *#* the operand from the residual sector (17) and the # memory address register. ea(1-4) < -17, ea(5-12) < -MARPC/D \* SSB': # Phases C and D: using effective address, read operand #(normal mode). operand <- MEM[ea](S-M25) # read syllables 0,1</pre> PC/D \* SSB: # Phases C and D: using effective address, read operand # (single syllable mode). operand(S-M12) <- MEM[ea](S-M12) # read syllable 1 only</pre> operand(M13-M25) <- 0 PC/D \* HOP: # Phases C and D: execute HOP instruction. IAR <- MEM[ea](A1-A9)</pre> SCR <- MEM[ea](S1-S4)</pre> SYR(SYB) <- MEM[ea](SYB)</pre> SYR(SYA) <- MEM[ea](SYB)</pre> SSB <- MEM[ea](S5)</pre> PC/D \* CLA: # Phases C and D: execute CLA instruction. ACC <- operand PC/D \* ADD: # Phases C and D: execute ADD instruction. ACC <- ACC plus operand PC/D \* SUB: # Phases C and D: execute SUB instruction. ACC <- ACC minus operand PC/D \* AND: # Phases C and D: execute AND instruction. Does a bitwise *#* logical and of the operand with the accumulator. ACC <- ACC \* operand PC/D \* TRA: # Phases C and D: execute TRA instruction. IAR < - MAR(A1-A8)

PC/D \* TMI \* ACC(S): # Phases C and D: execute TMI instruction. Branch if # accumulator is minus. IAR < - MAR(A1-A8)PC/D \* TNZ \* ACC: # Phases C and D: execute TNZ instruction. Branch if # accumulator is nonzero. IAR < - MAR(A1-A8)PC/D \* RSU: # Phases C and D: execute RSU instruction. ACC <- operand minus ACC PC/D \* SHF \* MAR(A4-A6) = 3:# Phases C and D: execute SHF instruction (shift left one place). ACC(S-M24) < - ACC(M1-M25)ACC(M25) < - 0PC/D \* SHF \* MAR(A4-A6) = 4: # Phases C and D: execute SHF instruction (shift left two places). ACC(S-M23) < - ACC(M2-M25)ACC(M24) < - 0ACC(M25) <- 0 PC/D \* SHF \* MAR(A1-A3)=1 \* MAR(A4-A6)=2: # Phases C and D: execute SHF instruction (shift right one place). ACC(M2-M25) < - ACC(M1-M24)ACC(M1) < - ACC(S)PC/D \* SHF \* MAR(A1-A3)=0 \* MAR(A4-A6=2):# Phases C and D: execute SHF instruction # (shift right two places). ACC(M3-M25) < - ACC(M1-M23)ACC(M1) <- ACC(S) ACC(M2) < - ACC(S)PC/D \* STO: # Phases C and D: execute STO. MEM[ea](S-M25) < - ACC(S-M25)PC/D \* MPY: # Phases C and D: execute MPY. Send 24-bit inputs to # the multiply-divide element. Product (26-bit) is # available during PC/D of the third instruction cycle. multiplier <- ACC(S-23)</pre> multiplicand <- operand(S-23)</pre> PC/D \* DIV: # Phases C and D: execute DIV. Send 26-bit inputs to # the multiply-divide element. Quotient (24-bit) is

# available during PC/D of the sixth instruction cycle. divisor <- ACC(S-M25) dividend <- operand(S-23) PC/D \* SPQ: # Phases C and D: execute SPQ. Store the product or # quotient produced by the multiply-divide element. MEM[ea](S-M25) <- result</pre> PC/D \* CLD: # Phases C and D: execute CLD. Copied to all bits in the ACC. ACC(S-M25) <- discrete input selected by operand. PC/D \* PRO \* input \* IAR(A9)': # Phases C and D: execute PRO. OR inputs with ACC if A9 is a O. ACC <- ACC + input PC/D \* PRO \* input \* IAR(A9): # Phases C and D: execute PRO. ACC <- input PC/D \* PRO \* output \* IAR(A9)': # Phases C and D: execute PRO. output <- ACC PC/D \* PRO \* output \* IAR(A9): # Phases C and D: execute PRO. Clear ACC if A9 is a 1. output <- ACC ACC <- 0

#### PE:

# Phase E: prepare to fetch the next instruction.
MAR <- IAR(A1-A8)</pre>