

IBM				<u>a - 10 -</u>	
CHANGE NUMBER	SYM	PAGE		DA	
Class II	В	i -	Nom chg	· · · ·	
Class II	B	ii	New page	1.1	
Class II	В	etc	New page		
Class II	В	2-6	Nom chg	10 - 1	
Class II	в	2-7	Nom chg	8	
Class II	в	2-8	Nom chg		
Class II	в	2-9	Nom chg	1.1	
EDCP	8 -s		Tom ong	. e	
79-001	в	2-10	Add "double words", nom chg		
Class II	В	2-12	Nom chg		
Class II	B	2-13	Nom chg		
EDCP	-	1 10	Nom eng		
58-1		10	n na na statistica pro-	5 A - X	
59-8,	-				
59-15	в	0 14		1	
EDCP	Б	2-14	Add notes	2 e	
and the second sec					
58-1,					
59-8,					
59-15	В	2-15	Add note on BSR, DSR		
EDCP	L				
58-1	в	2-16	Nom chg, added info on storage protect		
EDCP					
58-1	В	2-17	Add note on PSW	÷	
Class II	в	2-18	Nom chg		
EDCP	1000 TV				
79-001	в	2-19	Add notes on PSW, nom chg		
EDCP					
79-001	в	2-20	Add notes on interrupts		
EDCP	a 14 14	. u			
79-001	В	2-21	Add notes on interrupts		
EDCP					
79-001	В	2-22	Add notes on interrupts	Г	
Class II	В	2-23	Nom chg		
EDCP		2-25/	Add notes on system reset, IPL,		
79-001	В	26	growth		
Class II	В	3-1	Nom chg		
Class II	В	3-2	Nom chg		
Class II	В	4-1	Nom chg		
Class II	в	4-2	Nom chg		
Class II	В	4-3	Nom chg		
Class II	в	4-4	Nom chg		
Class II	в	4-5	Nom chg	P	
Class II	в	4-6	Nom chg		

iii

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Box 1 42

NS N

87-08

FF 46

. .

WICHITA STATE L SPECIAL WITHOUT WRITTEN PERMANANA

NANYPEPOSITORY

BRARIES

PROTECTED

IBM	CHANGE HISTORY SHEET				
CHANGE NUMBER	SYM	PAGE	REVISION	APPROVED	DAT
Class II	В	4-7	Nom chg		
Class II	В	4-8	Nom chg	$(1, 0, 1) = 0 \leq 1$	
Class II	В	4-9	Nom chg		e stêl si Evrî de
Class II	В	4-10	Nom chg		
Class II	B.	4-14	Nom chg	말한 동안 것 같	
Class II	В	4-15	Nom chg		강성의
Class II	В	4-17	Nom chg	1 H H H H H H	1. S. S.
Class II	В	4-18	Nom chg		
Class II	В	4-19	Nom chg		1.1
Class II	B	4-20	Nom chg		12
Class II	В	4-21	Nom chg		
Class II	В	4-25	Nom chg		
Class II	В	4-36	Nom chg	Dry P. Fast	55 (E
Class II	В	4-27/	김 양성 영상에 걸 때 지난 것이 없는 것을		1997 - 1985
	1. a. 1	28	Nom chg		12.72
Class II	В	5-1	Nom chg	at a second	
EDCP	- 344	in eithe d	것회: 2011년 - 2012년 - 201		
79-001	В	5-2	Chg description of BIX		1.1
Class II	В	5-3	Nom chg	전화가 나라 안 다	
Class II	В	5-8	Nom chg		
Class II	В	5-9	Nom chg		
Class II	В	5-10	Nom chg		
Class II EDCP	В	6-1	Nom chg		
79-001	В	6-2	Nom chg, add programming note		
Class II	В	6-8	Nom chg		
Class II	В	6-4	Nom chg		
Class II	В	6-5	Nom chg	한 신생 모양님	
Class II	В	6-6	Nom chg		
Class II	В	6-7	Nom chg		영문
Class II	В	6-8	Nom chg		
Class II	В	7-3	Nom chg		Γ
Class II	В	7-7	Nom chg		
Class II	в	7-11	Nom chg		1
EDCP					
58-1,		14 to 2	말 있는 것 같은 것 같은 것이 같아.		
59-12	В	7-12	Add programming note		
Class II	В	7-13	Nom chg		12.4
Class II	В	7-14	Nom chg		1.2
Class II	В	7-15	Nom eng	1. 사망에 가 가 있다. 1. 이상 1. 사망이	
Class II	В	7-16	Nom chg		P
Class II	В	7-17	Nom chg		
	C. Start	ale Sale	المراجعة المراجع ا المراجع المراجع		deser the

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS 87-08 Box 10 42

SPECIAL COLLECTIONS WITHOUT WRITTEN REAMSSION THIS MATERIAL WAY NOT BE COPIED OF MITHOUT WRITTEN REAMSSION THIS MATERIAL WAY REPOSITORY REPOSITORY

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES

(TITLE 17 U.S., CODE)

FF 46

iv

CHANGE HISTORY SHEET					P
CHANGE NUMBER	SYM	PAGE	REVISION	APPROVED BY	DATE
EDCP	1.650	Sec.			
79-001	В	8-1	Define normalized number	A 1 88 1	1.1
Class II	В	8-2	Nom chg		
Class II	В	8-3	Nom chg		1
Class II	В	8-4	Nom chg		
Class II	В	8-5	Nom chg		
Class II	В	8-6	Clarify floating point condition code		·
Class II	В	8-7	Nom chg		19 °.
Class II	В	8-8	Nom chg	2.	
Class II	В	8-9	Nom chg	· · · ·	
Class II	B	8-10	Nom chg		
EDCP	_		Children Chi		1
059-1	в	8-11	Delete compare (Long Operands)		
EDCP	-		Servere compare (Long Operands)		
059-1	в	8-12	Delete compare (Long Operands)		
EDCP	-		Louis compare (Long Operands)	* * ²	<u>-</u> 200
58-1,		- 영웅 (Add programming and condition code		
59-13	B	8-12	note		1.00
EDCP	D	0-12			- 19 19. - 19
58-1,	-		and the state of the		4 I I
59-10	в	8-13	Add programming note		
Class II	B	8-14	Nom chg		1 a 8
EDCP	- ⁻	0 14	Nom eng		6
059-2	В	8-16	Chg description of DIVIDE		2.1
EDCP	D	0 10	Chg description of DIVIDE	3 S	n e A R I
59-5,	,				8 ⁻
59-16	В	8-17	Modify description of DIVIDE (CHODE)	- P	3
Class II	B	8-19	Modify description of DIVIDE (SHORT) Nom chg		ы _н 1
Class II	B	8-20	Nom chg		
EDCP	~	0 20	trom ong	6 N	
58-1,				54 E 5	
59-11	в	8-21	Add programming note	8	-
EDCP	-	- - - -	and programming note	5	
59-4	в	8-22	Add programming note		
EDCP	5	0 22	Add Programming note	E. E. E. E.	
59-4	В	8-23	Che description of Mid Value Color	а 8 - 8	1
EDCP	Ъ	0-20	Chg description of Mid Value Select		=
59-4	в	8-24	Chardogomintion of Mid Web, at		2057 - X
Class II	В	8-24	Chg description of Mid Value Select		
Class II	B		Nom chg	- <u></u>	
EDCP	д	8-26	Nom chg		
- contractor contractor				-	PAG
58-1,	P	0.00	A 111 and a second se		-
59-14	В	8-28	Add programming note .		

v

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives NS-ر 87-08 Box 10 42 FF 46

مر

.)

-

WICHITA STATS

L COLLECTIONS

THAL WAY NOT BE COPPED OR

SPE

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE NOTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).

WITHOUT WRITTEN PERMIS

TRM	BM CHANGE HISTORY SHEET			СН		CHANGE HISTORY SHEET			a an
CHANGE NUMBER	SYM	PAGE	REVISION	APPROVED	DATE				
EDCP									
58-1	в	8-30	Add programming note						
Class II	В	8-31/		요즘 같이 같이	the sector				
		8-32	Nom chg	연 집 관련되었다.	(k_{i}, j_{i}, h_{i})				
EDCP 58	В	9-0	Add description of DETECT	이 아파 아파 아파					
Class II	в	9-1	Nom chg	에너 요즘 것					
EDCP				1일, 동안 모양 등장	1. A				
58-1,									
59-9	В	9-3	Add programming notes	안 나는 것					
EDCP			경험 전 옷이 다 가지 가지 않는 수가 있는						
58-1,			그님, 이상의 것이 많은 것이다. 광산감장이 않	안 집 모양 가 보					
59-9	В	9-4	Chg description of MVH	State and the	1 1 1 1				
Class II	в	9-5	Add programming notes	승규는 이 집을 가지 않	장애 같은 .				
EDCP	1 3.								
79-001	В	9-6	고 경험되었다. 나는 나는 말한 것은 것이 없는		The particular of				
Class II	В	9-7	전망 한 옷에서 물건을 얻을 것 같아. 그 말을	잘 걸었다. 그 가 같은	1. A				
Class II	В	9-8			a de gras				
EDCP			2014년 - 11일 - 1 11일 - 11일 - 11일 11일 - 11일 - 11						
79-001	В	9-9	Add note on hardware anomaly	이 같은 것이 같은					
EDCP			이야 않는 것은 것은 것은 것을 들었다.	이 있는 것 같이					
79-001	В	9-10	Add note on hardware anomaly						
EDCP	i stati Souri		승규는 아이는 것을 가 좋아 있는 것을 가지 않는 것을 것을 것을 것을 수야 하는 것을	작은 가슴 맛을					
58-1	В	9-11	Add programming note						
EDCP 58	В	10-1	Chg description of I/O Channel Reset	ang ting t					
EDCP					u dogalije Se odka				
58-1,									
59-3,		14.13	Chg description and programming						
59-7	в	10-2	note						
Class II	В	11-1/							
evente Sin		2	Nom chg	U 10 10 10	a an				
Class II	В	12-1	Nom chg	1.26 - 1.2 - 6					
Class II	В	12-3/			a dan				
<u></u>	12 10	4	Nom chg						
Class II	B	13-1	Nom chg						
Class II	B	13-2	Nom chg	그 그 그 같아?					
Class II	В	14-1/			a sector				
No Carlo		2	Nom chg	ust i kan na h	1 Theory				
			경험 이상에 있는 것은 방법이 있는데.		the state				
	1.20				in the second				
	5 M A	Tank a light	경우가 집 같은 것이 같은 것을 즐기 때마다.	여 않고 말	PAG				
나는 사람 같은 것이야?	5 i C 28	2 - 2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			1 20 0 Ach				

-

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 87-08 Box 10 42 FF 46

MS

WITHOUT WRITTEN PERIVISION IN A VALUE IN WAREPOSITORY

WICHITA STATE UNIVERSITY LIBRARIES

SPECIAL COLLECTIONS

WAY NOT BE COPIED OR

THIS MATERIAL MAY BE

(7 U.S. CODE)

RESEARCH USE ONLY

vi

TABLE OF CONTENTS

2 °	그 김 씨는 것 거든 도망되는 것이 도둑을 즐기고 있다. 문법에 가장 감독을 가 가 많이 하셨나요?	
Section		Page
1	INTRODUCTION	1-1
2	전에 가슴 가슴 이 집에서 가슴 것이 많이 많이 안 없는 것이 같아요. 나는 것 않아요. 이렇게 말했다. 아파	÷ •
Z	AP-101 C/M STRUCTURE	2-1
	MAIN STORAGE	2-1
	이 가지 않는 것이 같은 것이 같은 것이 있는 것이 같은 것이 많이	
	INFORMATION FORMATS	2-1
a ^{n 1} 1	INFORMATION POSITIONING	2-1
		2-2
	CENTRAL PROCESSING UNIT	2-2
e e	PROGRAM ADDRESSABLE REGISTERS	2-2
	FIXED-POINT DATA REPRESENTATION	2-2
	INSTRUCTION FORMATS	2-4
а _р н	RR FORMAT INSTRUCTIONS	2-6
	SRS FORMAT INSTRUCTIONS	2-6
	SI INSTRUCTIONS	2-8
	RI INSTRUCTIONS	2-8
	RS FORMAT INSTRUCTIONS	2-9
	EXPANDED ADDRESSING	2-15
	PROGRAM EXECUTION	
2000		2-16
19 ⁶ - 17	STORAGE PROTECTION FEATURES	2-16
	INSTRUCTION MONITOR FEATURE	2-17
	MACHINE STATUS	5 8 -
		2-17
	PROGRAM STATUS WORD	2-17.
	INTERRUPTS	2-17.
	GENERAL SYSTEM OPERATION	2-19 2-23
i felo	СРИ І/О	0 1
		3-1
	DIRECT MEMORY ACCESS OPERATION	3-1
	PROGRAM-CONTROLLED INPUT/OUTPUT OPERATION	3-1
0	PROGRAM-CONTROLLED I/O INSTRUCTION	3-1

-

.....

J WICHINA STATE

UNIVE

ECTIONS

MAYNOT BE COPIED OR NANYPEPOSITORY

SPE

FOR RESEARCH USE ONLY

3

BY COPYRIGHT LAW

WITHOUT WR

Table of Contents (cont)

-

2

-

WICHITA STATE UNIV

REMODUCE NUMPERATION, NUM

D MAAN REPORT AND A DOLLAR AND	STATE UNIVERSITY LIBRARIES	(TITLE 17 U.S. CODE)	R RESEARCH USE ONLY
Dr. James E. Tomayko Wichita State University	MS 87-08		
Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections a	Box 10 ya		
nents ons and University Archives	FF 46		

5 Ł

atantiere aster

Secti	다섯 가 물건에 가지 않는 것은 것이 없이 없는 것이 것이 다니지? 그는 것은 물건이 가지 않는 것이 가지 않는 것이 같이 가지?	Page
4	FIXED-DOINT ARTTUMETTO	
8.3	FIXED-POINT ARITHMETIC	4-1
	ADD	1997
	ADD HALFWORD	4-1
	ADD HALFWORD IMMEDIATE	
	ADD TO STORAGE	4-3
the l	COMPARE	4-4
	COMPARE . COMPARE BETWEEN LIMITS	4-4
e seg	COMPARE HAI EWORD	4-5
1.8	COMPARE HALFWORD COMPARE HALFWORD IMMEDIATE	4-6
	COMPARE IMMEDIATE WITH STOPAGE	4-7
	COMPARE IMMEDIATE WITH STORAGE	4-8
		4-9
	EXCHANGE UPPER AND LOWER HALFWORDS	4-10
	INSERT ADDRESS LOW	4-11
	MOLAT MALFWORD LOW	4-12
		4-13
630		4-13
		4-14
	LOAD FIXED IMMEDIATE	4-15
	LOAD HALFWORD	4-16
12	LOAD MULTIPLE.	4-17
	MODIFY STURALE HALEW/ODD	4-18
	MULTIPLI	4-18
- 31		4-19
	MULTIPLY HALFWORD IMMEDIATE	4-20
- 88, 2	MODINELINIEGER HALFWORD	4-21
	STORE	4-22
	STORE HALFWORD	4-22
	STORE MULTIPLE	4-23
슬카	SUBIRACI	4-24
	SUBTRACT FROM STORAGE	4-25
	SUBIRACI HALFWORD	4-26
	TALLY DOWN	4-27
1.15	BRANCHING	
		5-1
si ph	BRANCH AND LINK	5-1
- à- i	BRANCH AND INDEX	5 0
	BRANCH ON CONDITION	5 9
	BRANCH ON CONDITION BACKWARD	5 1
	BRANCH ON CONDITION (EXTENDED)	
ં તો વ	BRANCH ON CONDITION FORWARD.	5-5
	BRANCH ON COUNT	5-6
		5-7

viii

12.12

Page

5-8 5-8

5-9

6-1

6-1 6-3 6-3

6-4 6-5 6-5 6-6 6-7 6-7

7-1

7-1

7-2 7-3 7-4 7-5

7-6

7-7 7-7

7-8 7-9 7-10

7-10 7-11 7-12 7-13 7-14

7-14

7-15 7-16 7-17

7-17

8-1

8-1 8-2

Table of Contents (cont)

BHA	Section	
CHRC .	1000 a	
o_≥ = .		BRANCH ON COUNT BACKWARD
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		BRANCH ON OVERFLOW AND CARRY
AV	and the second	BRANCH ON OVERFLOW AND CARRY FORWARD
NSE ONL MAY BE YRIGHT		
- 5	6 SHI	
LAW	o om	FT OPERATIONS
	50 X	NORMALIZE AND COUNT
		NORMALIZE AND COUNT
		SHIFT LEFT LOGICAL
		SHIFT LEFT DOUBLE LOGICAL
		SHIFT RIGHT ARITHMETIC
		SHIFT RIGHT DOUBLE ARITHMETIC
		SHIFT RIGHT DOUBLE LOGICAL
		SHIFT RIGHT LOGICAL
		SHIFT RIGHT AND ROTATE
		SHIFT RIGHT DOUBLE AND ROTATE
. ¹		
	7 LOC	ICAL OPERATIONS
		AND HALFWORD WATER TO
		AND HALFWORD IMMEDIATE
		AND IMMEDIATE WITH STORAGE
		AND TO STORAGE
at 100. 21		EXCLUSIVE OR
		EXCLUSIVE OR HALFWORD IMMEDIATE
12 - 23 - 24 - 24 - 24 - 24 - 24 - 24 - 2		EXCLUSIVE OR IMMEDIATE WITH STORAGE
		EXCLUSIVE OR TO STORAGE
		OR
		OR HALFWORD IMMEDIATE
		OR TO STORAGE
		SEARCH UNDER MASK
		SET BITS
· · · · ·		SET HALFWORD
		TEST BITS
		TEST REGISTER BITS
		TEST HALFWORD
		ZERO BITS
		ZERO REGISTER BITS
	· · · · ·	ZERO HALFWORD.
	8 FLO	ATING-POINT OPERATIONS
	· · · · ·	
	1	DATA FORMAT
•		
1 · · ·	2, 16, 14 1	NUMBER REPRESENTATION



-

WICHITA STAT

COPY

PBO

DEDIBY

TY LIBRARIES

-

SPECIAL COLLECTIONS TEN PERMISSION THIS MATERIAL MAINING WE COPIED OR COLMANY READY, NOTIFICATION NAMPLEOSITION

#### Table of Contents (cont)

PROTECTED BY

LAW

9

10

COPY

WITHOUT WRITTEN PERMISSION, THIS MAY REPRODUCED IN ANY FASHION, NOR IS

NAVIE OF OUT OF

WICHITA STATE UNIVER

LIBRARIES

SPECIAL

FOR RESEARCH USE ONLY

Page

이 것 같은 바람을 수 있는 것 같은 것 같은 것이 같은 것이 같은 것이 같은 것이 같은 것이 같은 것이 같이 없다.	
NORMALIZATION	8-3
FLOATING-POINT SECOND OPERANDS	8-3
FLOATING-POINT REGISTERS	8-3
FLOATING-POINT INSTRUCTIONS	8-5
CONDITION CODE	8-6
INDICATORS	8-6
FLOATING-POINT ARITHMETIC EXCEPTIONS	8-6
ADD (LONG OPERANDS)	8-7
ADD (SHORT OPERANDS)	8-9
COMPARE (SHORT OPERANDS)	8-12
CONVERT TO FIXED-POINT	8-12
CONVERT TO FLOATING-POINT	8-13
DIVIDE (EXTENDED OPERANDS)	8-14
DIVIDE (SHORT OPERANDS)	8-17
LOAD (LONG OPERANDS)	8-19
LOAD (SHORT OPERANDS)	8-20
LOAD COMPLEMENT (SHORT OPERANDS)	.8-20
LOAD FIXED REGISTER	8-21
LOAD FLOATING IMMEDIATE	8-21
LOAD FLOATING REGISTER	8-22
MID VALUE SELECT (SHORT OPERANDS)	8-23
MULTIPLY (EXTENDED OPERANDS)	8-24
MULTIPLY (SHORT OPERANDS)	8-26
SUBTRACT (LONG OPERANDS)	8-28
SUBTRACT (SHORT OPERANDS)	8-29
STORE (LONG OPERANDS)	8-30
STORE (SHORT OPERANDS)	8-31
	0-31
SPECIAL OPERATIONS	9-1
는 그 <u>10 M 및</u> 소설에 있는 것을 가지 않는 것을 가지 않는 것이다.	9-1
DETECT	9-1
INSERT STORAGE PROTECT BITS	9-1
LOAD PROGRAM STATUS	9-1 9-3
MOVE HALFWORD OPERANDS	9-3 9-4
SET PROGRAM MASK	9-4 9-6
SET SYSTEM MASK	9-6 9-6
STACK CALL	9-6
STACK RETURN	
SUPERVISOR CALL	9-9
TEST AND SET	9-11
TEST AND SET BITS	9-12
그는 것이 없어요. 왜 집안 안 하지 않는 것이 가지 않는 것이 하는 것이 가지 않는 것이 같이 많이 많이 많이 많이 많이 많이 많이 했다.	9-13
INTERNAL CONTROL OPERATIONS	10 1
	10-1
INTERNAL CONTROL	10 1
	10-1

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS 87-08 Box 10 42 FF 46

#### Table of Contents (cont)

Section		Page
11	EFFECTIVE ADDRESS GENERATION SUMMARY CHART	11-1
12 .	AP-101 C/M INSTRUCTION REPERTOIRE	12-1
13	AP-101 C/M OP CODE ASSIGNMENTS	13-1
14	AUTOMATIC INDEX ALIGNMENT DESCRIPTION	14-1

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

WITHOUT WAL

THE REAL PROPERTY INCOME.

WICHITA STATE

COLLECTIONS

NORPHAL WAYNOT BE COPIED OR NORPHALLAN WY NET BE COPIED OR COPY PROV

VERSITY

LIBRARIES

FOR RESEARCH USE ONLY

DPYRIGHT LAW

87-08 Box 10 42 FF 46

-

NS_

FOR

ONLY

LAW

WICHITA

SPECIAL 00

SNOI

NE VORED OF

LIBRARIES

#### LIST OF ILLUSTRATIONS

LA MARTE

Figure Page 2 - 1Instruction and Operand Bit Numbering ..... 2 - 22 - 2General Register Addresses ..... 2 - 32 - 3Fixed-Point Operand Formats 2 - 42 - 42 - 5The RR Instruction Formats ..... 2 - 52 - 62-6 SRS Instruction Format ..... 2 - 62 - 7SRS Halfword Addressing ..... 2 - 72 - 8SRS Fullword Addressing ..... 2-7 2-9 2 - 82 - 10RI Instructions 2 - 82-11 ( RS Instruction Formats 2 - 92-12 Displacement Alignment for Extended Addressing ..... 2 - 92 - 13Automatic Index Alignment ..... 2 - 112 - 14Displacement Alignment for Indexed Addressing ..... 2-12 2 - 15The Contents of Indirect Address Storage Modification Word ..... 2 - 132-16 The Contents of Index Register X ..... 2-13 2-17 Fullword Indirect Address Pointer ..... 2 - 14Expanded Addressing ..... 2 - 182 - 152 - 19PSW Fields 2 - 182 - 202 - 20Preferred Storage Area Assignments ..... 2 - 212 - 242-22 CPU Mode Switching ..... 2 - 24Shift Count 6-1 6-1 Normalize and Count Execution ..... 6-2 6-2 Floating-Point Second Operand in Main Storage ..... 8-1 8-3 Floating-Point Operands in Registers ..... 8-2 8-4 8-3 Combinations of Fractional Precision for Floating-Point Operands ..... 8-4 8-4 Condition Code Setting for Floating-Point Arithmetic ..... 8-6 9-1 Move Halfword Execution ..... 9-5 9-2 Current STACK Status - Prior to SCAL 9-7 STACK Status - Upon Completion of SCAL ..... 9-3 9-8

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 10 2 2) 귀 46

SW

xii

Section 1

#### INTRODUCTION

The AP-101 C/M (description is for AP-101C and AP-101, monolithic version) is a high-speed general-purpose computer intended primarily for real-time applications such as guidance, navigation, control, and data processing. The AP-101 C/M is a member of the advanced System/4 Pi family of digital computers. This family shares' and is unified by extensive design experience, proven technology base, and common manufacturing processes.

NICHITA

BRARIES

DE COPED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

Mis

87-08

Box

30

귀

46

This Principles of Operation manual provides a direct comprehensive description of the system structure; the arithmetic, logical, branching, and status switching; and the interruption system. This publication defines and describes features common to all AP-101 C/M computers. These features are the basis for IBM-developed support software and are compatible with compiler development efforts now in process.

Execution times and nonstandard features and functions are described in separate documents. This is because aerospace computers characteristically include user defined features such as unique input/output channels, and special discretes. These will be incorporated into the AP-101 C/M as pluggable options. Furthermore, the AP-101 C/M is microprogrammed and is designed to permit incorporation of additional instructions and operations without redesign and requalification. Such extensions are also

Section 2

AP-101 C/M STRUCTURE

The AP-101 C/M system structure encompasses the functional operation of main storage, the central processing unit (CPU), and program-controlled I/O facilities. The overall definition is open ended and includes all the basic facilities necessary to accommodate additional specialized and/or application-dependent I/O channels and features.

The modular AP-101 C/M system structure can support configuration alternatives ranging from a self-contained single processor to a full symmetrical shared-storage multiprocessing system.

#### MAIN STORAGE

NICHITA

17

BRARIES

RR ADE NAVREYOUTON

Dr. James E. Tomayko Collection of NASA Documents

SN

00

-08

Box

R

Wichita State University Libraries, Special Collections and University Archives

The functional operation of main storage is unrelated to the physical width of the information paths or cycle time.

#### INFORMATION FORMATS

The system transmits information between main storage and the CPU in units of 16 bits, or in integer multiple of 16 bits. Each 16-bit unit of information is called a halfword. A parity bit and a storage protection bit are also associated with each halfword, but later references in this manual to the size of data fields exclude these bits.

Halfwords may be handled separately or in pairs. A fullword is a group of two consecutive halfwords. Both halfword and fullword instructions and operands are used. Their location is always specified by the address of the leftmost halfword. The instruction length is designated implicitly in every instruction; the operand length is also implicit.

Within any instruction and operand format, the bits making up the format are consecutively numbered from left to right, starting with the number 0, as shown in Figure 2-1.

#### ADDRESSING

Halfword locations in storage are consecutively numbered starting with 0. Each number is considered the address of the corresponding halfword. The addressing technique uses a 19-bit binary address to accommodate a maximum of 2¹⁹ halfword addresses. This set of main storage addresses includes some locations reserved for special purposes, such as program status words; consequently, these special locations should not be used for any purpose not implicitly defined. NICHITA

CAL

CTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

10

52

F 46

LIBRARIES

LAW

Halfword

Fullword

# Figure 2-1. Instruction and Operand Bit Numbering

#### INFORMATION POSITIONING

Fullword operands must be located in main storage on even halfword boundaries. That is, the least significant bit of the operand address, when expressed in binary, must always be zero. Fullword instructions may begin at any address.

#### CENTRAL PROCESSING UNIT

The central processing unit (CPU) contains facilities for addressing main storage, for fetching or storing information, for arithmetic and logical processing of data, for sequencing instructions in the desired order, and for initiating the communication between storage and external devices.

The control section guides the CPU through the functions necessary to execute the program.

#### PROGRAM ADDRESSABLE REGISTERS

Two sets of eight fixed-point general registers and one set of eight floating-point registers are under explicit program control. The contents of one or more of these registers (32 bits) participate in most CPU operations.

Conceptually, an additional doubleword status register, called the program status word (PSW), is the focal point for machine status. The contents of the PSW are updated during each instruction. Consequently, the PSW reflects current machine status following every instruction. The PSW participates implicitly in status switching, branching operations, and address calculations.

In addition to the PSW and the general and floating-point registers, the CPU also contains working registers used for storage addressing, storage buffering, shift and iteration counting, and operand storage. These registers are of no direct concern to the programmer and are not described herein.

The contents of the PSW specify which of the two sets of general registers is in current use. Only the contents of the selected general register set can participate in arithmetic operations and the contents of unselected sets of general registers can not be altered by a program. An alternate set of general registers can be selected by changing the PSW. Only one set of the fixed-point, general-purpose registers and the floating-point registers are available to the program at any one time.

General register contents can be used interchangeably as operands for arithmetic, logical, and shifting operations, or as base and index registers for relative addressing. Each set of general registers is numbered from 0 through 7 and is addressed as shown in Figure 2-2.

General Register	Register Function				
Number	Operand	Base	Index		
0	000	00	None		
1	001	01	001		
. 2	010	10	010		
3	011	11 or None	011		
4	100	and the second second	100		
5	101		101		
6	110		110		
7	111	2	111		

Figure 2-2. General Register Addresses

Note that general registers 4 through 7 cannot contain base addresses and that general register 0 cannot contain an index.

For some operations, an even/odd pair of general registers are linked to form a 64-bit doubleword register. The most significant half of a doubleword operand is contained in the even-numbered register; the least significant half of the doubleword in the next higher odd-numbered register. Doubleword operands are addressed by specifying the even numbered address of the register containing the most significant portion of the operand.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents Box 10 G

SW

87-08

2

П П

VITHOUT WHIT WICHIT

CU,

LAW

BRARIES

EPROPABILIAN

PIONS

LIBRARIES

LAW

**NNABBOSIDHA** 

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

3

42

F 46

#### FIXED-POINT DATA REPRESENTATION

Data representation is fractional, with negative numbers represented in two's complement form. A halfword operand is 15 bits plus sign; a fullword operand is 31 bits plus sign, as shown in Figure 2-3.

Kanada art

La Miller Marshall

网络哈姆斯斯 法法法律的法 化二氯化乙基苯乙酸医乙基

In fractional data representation, the binary point is immediately to the right of the sign.

Fixed-Point Halfword Operand

-	en al construction de la	NAME OF THE OFFICE AND ADDRESS	Second Second
5	Fraction	()): 計算機構成的。	1.111月1日
			A 1.1

Fixed-Point Fullword Operand

S	Fraction		
		r r	4


Figure 2-3. Fixed-Point Operand Formats


#### INSTRUCTION FORMATS

The length of an instruction format can be either one or two halfwords. Long format instructions provide maximum range and extended flexibility for addressing storage operands. Short instructions are used to (1) specify register-to-register operations, and (2) specify storage operands in cases where a small displacement is sufficient and complete address modification capability is not required.

Instruction formats overlap. Programs are written so that in many instances any given operation can be coded using either a halfword or a fullword instruction. In such cases, maximum use of halfword instructions results in increased storage efficiency and performance.

The three basic instruction formats are as shown in Figure 2-4. Halfword instructions are automatically selected by the assembler unless otherwise specified by the programmer.





WICHITA

EFSITY LIBRARIES CTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

5

2

x

귀

46

œ

#### **RR FORMAT INSTRUCTIONS**

The RR format instructions (Figure 2-5) permit the specification of operations that use two general registers.




Figure 2-5. The RR Instruction Formats


The operation normally uses as operands the contents of two general registers. The R2 field specifies the second operand while the R1 field specifies the first operand. The result of the operation usually replaces the first operand.

#### SRS FORMAT INSTRUCTIONS

The SRS instruction format (Figure 2-6) is a compression of the RS format. It provides base plus displacement storage addressing.

a lastin of an interior and

111XXX are not valid.




#### Figure 2-6. SRS Instruction Format

The R1 field specifies the first operand register address. The 19-bit effective address (EA) of the second operand is developed as follows:

First the positive integer contained in the displacement field is Step 1 added to the contents of the base contained in the general register specified by B2.

> When addressing halfword operands, the least significant bit of the displacement field (instruction bit 13) is aligned with base register bit 15. The 16-bit result is the sum of the base and the displacement, aligned as shown in Figure 2-7.

When addressing fullwords operands using the SRS format, the least significant bit of the displacement field is aligned with base register bit 14 as shown in Figure 2-8.



FOR

OND

LAW

LIBRARI

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

52

L L

G

Even though the addition of a base and the fullword displacement in a halfword address, bit 15 is ignored when addressing fullword second operands. As a result, the same fullword address is obtained regardless of the contents of base bit position 15.

Step 2 The 16-bit result of the addition of the base and displacement is expanded (see Expanded Addressing) to a 19-bit effective address (EA), and this is the address of the second operand.

Except for store instructions, the result of operation between the first operand (the contents of general register R1) and the second operand (the contents of the EA) replace the first operand for SRS format operations. The first operand replaces the second operand for store instructions.

#### SI INSTRUCTIONS

Direct initialization, modification, and testing of main storage is possible through the use of an immediate data halfword appended to an SRS instruction. See Figure 2-9.

Op	OPX	Disp*	B2	Immediate Data	111
0	4 5 7	8 13	3 14 15 16		3

Displacements of the form 111XXX are not valid.

#### Figure 2-9. SI Instructions

The address of the halfword second operand is developed in the normal manner for SRS instructions using halfword addressing. Except for test instructions, the result of the operation between the halfword second operand and the immediate data replaces the second operand. The second operand is not altered for test instructions. The first operand is never altered for SI instructions.

#### **RI INSTRUCTIONS**

Using an immediate data halfword appended to an RR instruction (Figure 2-10) permits direct initialization, modification, and testing of the most significant 16 bits contained in a general register.




Figure 2-10. RI Instructions

Except for test instructions, the result of the operation between the second operand and the immediate data replaces the second operand. The second operand is not altered for test instructions. The immediate data first operand is never altered for RI instructions.

#### **RS FORMAT INSTRUCTIONS**

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS-

00


-08

Box

П


46


There are two major classes of RS instructions, extended and indexed addressing modes, differing in the techniques used to specify the second operand. See Figure 2-11.



#### Figure 2-11. RS Instruction Formats

Extended addressing is specified when RS format bit 13 (AM) equals 0. This addressing mode provides a full 16-bit halfword displacement. The base and displacement are aligned as shown in Figure 2-12 when base addressing is performed.





X

IA

I

WICHITA

STA

0725

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

3

2

2

17 H

ERARIES

Aside from the size and alignment of the displacement, RS extended addressing in differs from SRS addressing in two other respects:

1) The alignment of the displacement is the same whether addressing double word, fullword or halfword operands.

2) When B2 equals 11, base addressing is not performed. In this case the displacement is instead used directly as the address. Then the resulting 16-bit EA is expanded (See Expanded Addressing) to a 19-bit EA. Bit 15 of the operand effective address is always treated as zero when addressing fullword operands.

Indexed addressing is specified by RS format bit 13 (AM) equal to 1. This addressing mode contains three additional fields. Normally, they contribute to the effective address generation as follows:

This 3-bit field specifies one of seven general registers containing the index. Indexing is not performed when X is equal to 000. An index is contained in the upper halfword of a general register. The index is automatically aligned as illustrated in Figure 2-13. For additional information on index alignment, see Section 14. Consistent with the restrictions that apply to register usage and indirect addressing, general register contents can be used interchangeably as either a base or an index or both. When indirect addressing is specified, indexing follows indirect addressing.

This format bit, when a one, specifies indirect addressing. Indirect addressing is not performed when this bit is zero.


This format bit, in conjunction with X and IA, specifies various address modes which are explained below.

The development of the EA for the indexed mode of operand addressing is explained in detail in the subsequent steps:

 Indexed addressing is specified by RS format bit 13 (AM) equal to 1. This addressing mode provides an 11-bit displacement. The base and displacement are aligned as shown in Figure 2-14 when indexed addressing is performed.

The displacement is aligned so that bit 31 corresponds to base or index bit 15 and displacement bit 21 corresponds to base or index bit 5. The displacement is expanded to 16 bits by appending five leading zeros.

6246156B



WICHITA

SPEC

のごね

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box


3


40

П

F 46

IBRARIES





2) If B2 is not equal to 11, the 16-bit base, contained in the higher order half of the specified register, is added to the aligned displacement. This results in a preliminary effective address (PEA) whereby the PEA = (B) + Displacement.

If B2 is equal to 11, the aligned displacement is added to zero. This result is the preliminary effective address (PEA), whereby the PEA = Displacement.

3) If the X field is all zeros, IA (bit 19) is a zero and I (bit 20) is a zero, then the 16-bit result of Step 2 is added to the contents of the updated instruction counter (IC) to form the 16-bit EA whereby EA = updated IC. + PEA*. (This EA is then expanded to a 19-bit EA, as explained in the Expanded Addressing section, with the exception that the Branch Sector Register (BSR) bits are used instead of the Data Sector Register (DSR) bits.)

- 4) If the X field is all zeros, IA (bit 19) is a zero and I (bit 20) is a one, the 16-bit result of Step 2 is subtracted from the contents of the updated IC to form the 16-bit EA whereby EA = (updated) IC PEA*. (This EA is then expanded to a 19-bit EA, as explained in the Expanded Addressing section with the exception that the Branch Sector Register (BSR) bits are used instead of the Data Sector Register (DSR) bits.)
- 5) If the X field is all zeros, IA (bit 19) is a one and I (bit 20) is a zero, then Indirect Addressing is performed. The 16-bit result of Step 2 is expanded to a 19-bit address and is used as the address of a mainstorage halfword. This halfword is then fetched and expanded to 19-bits by using expanded addressing to form the EA. EA MS (PEA). Functional equivalency to preindexing capability can be obtained through modification of the base.

*Usage of B2 equal to 11 (no base) is encouraged in the relative addressing mode. Usage of B2 not equal to 11 may be changed in future computers.

6) If the X field is all zeros, IA (bit 19) is a one and I (bit 20) is a one, -Indirect Addressing is performed as described in Step 5 with a full word main storage pointer. Then, storage modification is automatically performed. The indirect address is contained in a full word and must have an even address. A modifier is contained in bits 16 through 31. An address is contained in bits 0 through 15. The modifier is added to the address and the resulting modified address replaces bits 0 through 15 of the indirect address word. (See Figure 2-15.)

	<u>iii</u>	Address	111	1.1	t t i	É LI	Modifier	1 in	i i	
0				15 16	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.					

Modified Address = MS (PEA) - MS (PEA) + MS (PEA + 1)

Figure 2-15. The Contents of Indirect Address Storage Modification Word

- 7) If the X field is not all zeros, IA (bit 19) is a zero and I (bit 20) is a zero, the most significant 16-bits of the general register specified by the X field are aligned, and then added to the 16-bit result of Step 2 (PEA) to form the 16-bit EA (see Figure 2-13). (This EA is then expanded to a 19-bit EA, as explained in the Expanded Addressing section.)
- 8) If the X field is not all zeros, IA (bit 19) is a zero and I (bit 20) is a one, the most significant 16 bits of the general register specified by the X field are aligned, and then added to the 16-bit result of Step 2 (PEA) to form the 16-bit EA (see Figure 2-13). (This EA is then expanded to a 19-bit EA, as explained in the Expanded Addressing section.) (The modifier is added to the address and the resulting modified address replaces bits 0 through 15 of the index register after the EA is determined.)

Figure 2-16 illustrates the address and modifier format in the index register.




Figure 2-16. The Contents of Index Register X

9)

WICHITA

ST A

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

0X

e

T

SN

00

If the X field is not all zeros, IA (bit 19) is a one and I (bit 20) is a zero, Indirect Addressing (IA) with post-indexing is performed. The 16-bit result of Step 2 is expanded to a 19-bit address and is used to fetch a main-storage halfword. The index contained in the general register specified by X is aligned and then added to the fetched halfword to form the 16-bit EA (see Figure 2-13). This EA is then expanded to a 19-bit EA by using expanded addressing. Functional equivalency to preindexing capability can be obtained through modification of the base.

20

ESEARC

b)

c)

LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

87-08

Š

3

2

П

46

10) If the X field is not all zeros, IA (bit 19) is a one and I (bit 20) is a one, a direct addressing mode is defined using a 32-bit fullword indirect address pointer as follows:

a) First, the PEA from Step 2 must locate a fullword indirect address pointer, with the format as illustrated in Figure 2-17.

Address		Reserved	C C	B	D BSR	
and the second	15	5 16 19 :	20 21	22 23	3 24	27 28 3
이 이 것 같아. 요구 귀엽 관기	Field F	unction			1911	
	XC Ir	dex Control		ally we see		ويترجع والمتحافظ والمحافظ والمحافظ
	C C	ontrol				
	CB C	ontrol BSR Usag	ae			
	CD C	ontrol DSR Usa	qe		14 May Carthou	
Figure 2-17	. Fullword	Indirect Ad	dres	s Po	inter	

If C (bit 21) equals 0, XC (bit 20) equals 1, and the instruction is not a branch type instruction, the 19-bit EA equals the 4-bit DSR with the 15-bit address field appended. When C (bit 21) equals 0, XC (bit 20) equals 0, and the instruction is not a branch type instruction, the 19-bit EA equals the 15-bit address field added to the index value in indexing register X with the result appended to the fullword indirect address pointer's DSR. The current PSW's DSR is not changed.

If C (bit 21) equals 0 and the instruction is a branch type instruction, the current PSW's BSR in conjunction with bits 0 through 15 of the fullword indirect address pointer will be used to form the BA. If XC = 0, post-indexing will occur. When C (bit 21) equals zero, CB and CD are reserved and should be set to zero.

If C (bit 21) equals 1 and the instruction is a branch type instruction and the branch is taken, the BSR and DSR fields selectively replace the corresponding fields in the current PSW, based on the CB and CD bit values as follows:

<u>CB</u>	CD	Result
0 `	0	Use current PSW's BSR to form the BA.
0	1	Replace the current PSW's DSR with this DSR. Form the BA normally.
1	0	Replace the current PSW's BSR with this BSR before forming the BA.
1	1	First, replace the current PSW's DSR with

this DSR. Then, replace the current PSW's DSR with this DSR. Then, replace the current PSW's BSR with this BSR before forming the BA.

d) When C (bit 21) equals 1 and XC (bit 20) equals 1, postindexing is not performed. When C (bit 21) equals 1 and XC (bit 20) equals 0, the BA calculation includes a final addition of the index value in index registers X.


If C (bit 21) equals 1, XC equals 1, and the instruction is not a branch, the 19-bit EA equals the current PSW's DSR and the 15-bit field appended. If XC = 0, postindexing will occur.

The results of indexed mode RS operations normally replace the first operand except for store operation where the first operand replaces the second operand. The second operand is unaltered for nonstore operations, and the first operand is unaltered for store operation.

#### EXPANDED ADDRESSING

The addressing philosophy accommodates 64K* halfword addresses since a full 16bit address is provided. Extending the addressing range beyond 64K halfword locations up to 512K halfword locations is provided by utilizing PSW bits.

Expanding to 19 bits is achieved by replacing the high-order bit of a 16-bit address with 4 bits, as shown in Figure 2-18. Data operand addresses are extended to 19 bits by specifying either a 4-bit Data Sector Register (DSR) or an implied DSR. When the high-order bit of a 16-bit data address is 1, a 4-bit DSR (PSW bits 28 through 31) is selected to replace the high-order bit. When the high-order bit of a 16-bit data address is a 0, an implied DSR containing 0000 is selected. Note that indirect addressing locates the indirect address pointer as if the pointer were a data operand. Branch addresses are extended to 19 bits in an equivalent manner. When the high-order bit of a 16-bit branch address is a 1, a 4-bit Branch Sector Register (BSR-PSW bits 24 through 27) is selected to replace the high-order bit. When the high-order bit is a-0, an implied BSR containing 0000 is selected. The high-order bit of both the BSR and DSR must be zero.



#### Figure 2-18. Expanded Addressing

2 - 15

化丁酸盐酸盐酸盐 经济税费加强产产的 医小子的

19-18-18-11 K.

K = 1024

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SM

87

-08

0X

3

G

MARO

WIHOUT WAT

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

3

52


뀨

46

NICHITA

ŧŋ.

### Pictorially, main storage can be visualized as follows:



This permits efficient communication from the problem program to the operating system, the preferred storage area, (PSA) or a common data area.

It should be cautioned that instruction address incrementing or address calculations used to form the EA are performed on the low 16 bits only and will not alter the BSR and DSR. This BSR or DSR may be altered only via a PSW swap, special instruction operations (SVC, LPS) or by use of the indirect address pointer described in this section.

#### PROGRAM EXECUTION

The CPU program consists of instruction and control words specifying the operations to be performed. This information resides in main storage and addressable registers and may be operated on as data. Instruction execution control is as defined under the section on Machine Status and General System Operation. Insert Storage Protect Bits, Load Program Status, Internal Control and Set System Mask instructions are privileged instructions and can only be executed in the Supervisor State. The Program Status Word determines the current state of the CPU and the Supervisor Call instruction can be used by the problem program to enter the Supervisor State.

#### STORAGE PROTECTION FEATURES

The storage protection feature prevents modification of specific main storage locations. Any location which could, for example, contain constant data or program instructions can be selectively protected from Store operations without restricting the use of other areas. Traps on store operations to specific data words can be inserted during program checkout. A privileged instruction, Insert Storage Protect Bits, is provided to set or reset the protection bit associated with each halfword of main storage, Attempting to store data in a protected location will result in a program interrupt unless it is previously masked by setting the machine check mask (PSW bit 45) to zero. In this case the store operation does not occur.

#### INSTRUCTION MONITOR FEATURE

The storage protection bit described can also be used to flag an inadvertent attempt to execute, as instructions, data stored in unprotected areas. The feature will ensure that no program will continue to execute data as program instructions. An attempt to fetch an instruction word which is unprotected will result in an interrupt if PSW bit 34 is a one. The feature can be masked by a System Mask Bit (bit 34 of the PSW). During program checkout, this feature permits use of special software to aid debugging.

#### MACHINE STATUS

WIGHITA

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

0X

10

П

LAW

System status can be altered by the occurrence of interrupts, by the program, by manual intervention, and by external units such as another CPU. A doubleword register within the CPU contains a program status word (PSW) and is the focal point for CPU and system status conditions.

#### PROGRAM STATUS WORD

The program status word (PSW), contains the basic information required for proper program execution. The 64-bit PSW includes the next instruction address, the current condition code, the carry and overflow indicators, the system mask for interrupts, and other fields significant to CPU operations. In general, the PSW is used to control instruction sequencing and to hold and indicate the status of the system in relation to the program currently being executed. The active or controlling PSW is called the "current PSW." By storing the current PSW during an interruption, the status of the CPU can be preserved for subsequent use. By loading a new PSW or part of a PSW, the state of the CPU can be initialized or changed. Figure 2-19 shows the PSW format.

The overall status of the CPU is preserved in the current PSW and the contents of the general registers. The PSW is automatically retained upon taking an interrupt. It is the programmer's responsibility to preserve the contents of the general registers when necessary.

Certain other conditions that contribute to an overall system status situation are not automatically preserved when a CPU is interrupted. These conditions involve additional units and include the dynamic state of all other interrupts, the state of real time counters, and I/O system status.

Masking is accomplished by setting the appropriate PSW bit to zero.

#### **PSW** Fields


The PSW fields (Figure 2-19) are defined as follows:

Instruction Address - Bits 0 through 15 and 24 through 27 of the PSW contain the information to determine the address of the next instruction to be executed. The machine architecture makes provision to address 262, 144 fullwords. However, the space shuttle hardware implementation allows for addressing a maximum of 131, 072 fullwords.

		지 않는 것 같은 것 같
2)	CPU Status	ng Ching an ang ang ang ang ang ang ang ang an
	Bit	<u>Use</u>
	16, 17	Condition code for certain arithmetic, logical and I/O instructions
2422 1919	18	Carry status bit indicator
	19	Overflow status bit indicator
	20	Fixed-point Arithmetic Overflow Mask
	21	Reserved
	22	Floating-Point Exponent Underflow Mask
	23	Significance Mask

14

9



2 - 18

6246156B

FOR RESEARCH

NO BSD.

THIS

MA

WITHOUT WAITT

WICHITA STATE

DPY-

UNIVERSITY LIBRARIES

SPE

DOLLEC

TIONS A. WAYNOT W COMEDOR COMMANDECONDRY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

たりい

귀

46

- Branch Sector Register Bits 24 through 27 replace the high-order bit of a branch address when that bit is a 1. Otherwise, an implied sector register of 0000 replaces the high-order bit.
- <u>Data Sector Register</u> Bits 28 through 31 replace the high-order bit of a data address when that bit is a 1. Otherwise, an implied sector register of 0000 replaces the high-order bit.
- 5) System Mask Bits 32 through 39 are mask bits. The first two bits of the System Mask are normally assigned to the two counters and the third to the instruction Monitor Feature. The remaining five masks include I/O end conditions, other application dependent items, such as, a manual interrupt key and timer overflow conditions. The instruction SET SYSTEM MASK is provided for modifying this field.
- 6) <u>Reserved</u> bits 40 through 43 are reserved.
- 7) <u>Register Select Field</u> The register select field, bit 44, controls which of two sets of general registers is in current use. When this bit is a zero, then register set 0 is used; when this bit is one, then register set 1 is used. The set of general registers in current use can be selected when a new PSW is loaded. This can result from the execution of the PSW load instruction or from an interrupt.
- 8) <u>Machine Check Mask</u> Bit 45 is the mask bit which is used to inhibit machine check interrupts. (See Figure 2-20). When this bit is a one, then machine check interrupts, store protect interrupts, or external 1 interrupts detected by the CPU (see *note on Figure 2-20) are inhibited.
- 9) <u>Wait State</u> Bit 46 determines the wait or processing (run) states. When this bit is a zero, the CPU is in the processing state. When this bit is a one, the CPU is in the Wait State.
- 10) <u>Problem/Supervisor</u> Bit 47 determines the problem or supervisor states. When this bit is a zero, the CPU is in the supervisor state and privileged instructions can be executed. When this bit is a one, the CPU is in the problem state and attempts to execute privileged instructions are inhibited resulting in an interrupt.
- 11) <u>Interrupt Code</u> Bits 48 through 63 are reserved for the interrupt code. Program and machine check interrupt conditions and associated interrupt codes are given in Figure 2-20.

#### INTERRUPTS

 <u>Power</u> — This interrupt occurs when primary power is removed from the system for any reason. The current PSW, the general register set 1 & 2, the floating point registers, the counters 1 & 2 and the operational register are put away (stored) in main storage for future reference. Figure 2-21 shows the PSA assignments including putaway. When primary power is restored, operation is initiated with the "power on PSW" (if the power-up mode is defined as Run). This power-up condition is explained in General System Operation.

2 - 19

MS 87-08 Box  $4 \sim$  FF 46Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives PROTEC

AW

# 6246156**Ŗ**

FOR RESEARCH USE

PROTEC

# CHITA STATE UNIV SPECIAL COLLECTIONS WAITEN REMISSION THIS WATERIAN WAY OF YROCUCEDINARY FASHON, NCR PLACED N ANY OF COPY PROVI THIS WATERIAL MAY NOT BE COPY 「日日のため」の

Interrupt Priority	Class	Old PSW	New PSW	Not Maskable	Mask Bit	Pending	Code	Accept Time	CPU/IOP/AGE Generated	Interrupt
1A	PWR	-	0004	x•	- 1600	- 112	: 554	Immediate	CPU	Power On
18	PWR	-	0014	x	÷.,+	34.14	-16. f.	Immediate	CPU	System reset
3	мс	0040***	0044		45		0003	End of MS cycle	CPU	CPU (encountered) storage parity for main store (MS) access in the CPU un
	MC	0040***	0044	2	45		0002	End of I/O cycle	CPU .	IOP (encountered) storage parity for MS access in either the IOP or CPU up
5	MC	0040***	0044	205	45		0001	End of MS cycle	CPU	CPU extended (IOP unit) memory add parity
6	MC	0040***	0044		45	-	0004	End of MS cycle	CPU	CPU extended (IOP unit) memory dat parity
9	MC	0040***	0044	5.204	45	-	0005	Immediate	CPU	CPU ROS parity
7	PE	0048***	004C	x	<u>-</u> 2001	-	0003	Immediate .	CPU	CPU address specification
8	PE	0048***	004C	<u>보</u> 공인(참)	45	2000	0007	End of MS cycle	CPU	CPU store protection violation
11	PE	0048***	004C	x	4,119,5	- 1	0000	During instr fetch	CPU	Illegal operation
11	PE	0048	004C	x	12.16	의감기가	0001	During addr generation	ĊPU	Privileged instruction
11	PE	0048	004C	- 32.5	20	23.22	0004	During instr execution	CPU	Fixed point overflow
11	PE	0048	004C	- 12.	23		0005	During instr execution	CPU.	Significance
11	PE	0048	004C	x	- 97	2	0006	During instr execution	CPU	Divide or convert inputs not normaliz
11	PE	0048	004C		22	- 22.03	0009	During instr execution	CPU	Exponent underflow (floating point of
1.1.13	Sing-	Expansis	10.00	「「読い」	alast?	5 diales		SAME HALL	AA TE ADde	convert)
	1222-01	0048	004C	X	-	-0.5	A000	During instr execution	CPU	Exponent overflow (convert)
1	100	0048	004C	x	-1955	-	000B	During instr execution	CPU	Exponent overflow (floating point)
110	Carlos I.	0048	004C	×	21 (41)) -	2.362.84 2	000C	During instrexecution	CPU	Invalid divide zero divisor (floating point)
12	SC	0058	005C	x	-3-5	-	-	Address generation	CPU	Supervisor call
-14	SYS	0060	0064	17.0	32	<b>X</b> 19921	1. 11 A. S.	End of instr	CPU	Real-time CLK 1
15	SYS	0068	006C	4. C. C.	33	x	-	End of instr	CPU	Real-time CLK 2
10	PE	0070***	0074		34	+ 1000 801 - 2010		Beginning of instr fetch	CPU	Instruction monitor (Masking can onl be performed in supervisor state.)
16A	SYS	0078	007C		35	X	<u>14</u> , 3, 20%	End of instr	IOP	Watchdog timer (IOP group 1 exception
168	SYS	0078	007C	国際	35	x	골날왕였	End of instr	IOP	IOP voter (IOP group 1 exception)
16C	SYS	0078	007C	- Ante	35	x	- and the	End of instr	IOP	C/M idle (IOP group 1 exception)
16D	SYS	0078	007C	H	35	×	- 1 1	End of instr	IOP	IOP ROS parity (IOP group 1 excepti
16E	SYS	0078	007C	自己的理想	35	x	월 19 H (H)	End of instr	IOP	IOP fault (IOP group 1 exception)
16F	SYS	0078	007C	2.000	35	x	-	End of instr	IOP	Spare (IOP group 1 exception)
17A	SYS	0080	0084		36	X	0000	End of instr	IOP	PCI/PCO Channel parity (IOP group 2 exception)
178	SYS	0080	0084		36	<b>x</b> (4)112	0000	End of instr	IOP	DMA instruction read parity (IOP gro- 2 exception)
17C	SYS	0800	0084	-	36	×	0000	End of instr	IOP	DMA data read parity (IOP group 2 exception)
17D 9	SYS	0800	0084	- 246	36	x	0000	End of instr	IOP	Burst DMA word count excess (IOP group 2 exception)
17E 1	SYS I	0800	0084	2 . S. (* 13 )	36	x	0000	End of instr	IOP	O overflow (IOP group 2 exception)
17F 5	SYS 0	0800	0084	s and	36	x	0000	During instr	IOP	DMA timeout (IOP group 2 exception)
17G 1	SYS 0	080	0084	-	36	x	0003	End of instr	CPU	DMA address specification
17H S	SYS 0	080	0084	<u></u>	36	×	0004	End of instr	CPU	DMA store protect violation
171 5	SYS .	080	0084	2. 82.26	36845	x	0002	End of instr	CPU	DMA data write parity
17J S	SYS 0		0084	11.10	36845	x	0001	End of instr	CPU	PCI data parity
17L S	SYS C		0084	2 1 E	36	X 601 12	0005	End of instr	CPU	DMA address parity
17K S	SYS -	STR. Oak	0084		36	x	0006	End of instr	AGE	AGE interrupt
8A-18L	SYS C	Sec. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	008C	A	37	x	1.0.0	End of instr	IOP	
1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	1.000	2010 1 1 1	0094	1.2.24	38	x	2.51	End of instr	IOP	IOP programmed interrupts (1-12) Spare (4)
a second and a second	1000	AL	009C	41 (	39	x I		End of instr	IOP	
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	WR -	A solution	10 I.C	×			19. j. sta	End of instr	CPU	Spare (4)
		010	11 D.C. 1	Ŷ	20.3		1.1		CPU	Power off interrupt
		010	C A 81 4 1	I	0.012			End of instr + 100 µS	1. A.	Power off interrupt delayed (POID)
	mn ju		Pre Barris	A. 6.02.	R.S. 20.	Thomas is	5. A.J. S.A.	End of instr	CPU	Initiate putaway

-

-

- -

-

Figure 2-20. Interrupt Codes

2-20

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Box 10 42 FF 46

MS

- 4

- 2) Machine Check - When not masked, this interrupt class occurs following the detection of a malfunction. The current instruction is then terminated and the interrupt taken. A diagnostic procedure may then be initiated. When masked the interrupt does not remain pending.
- 3) Program - This class of interrupt arises from improper specification or use of instructions or data. Bits 20, 22, and 23 in the PSW are provided to permit masking program interrupts due to arithmetic exceptions such as fixed point overflow. Bit 34 in the PSW is provided to permit masking the instruction monitor interrupt. Bit 45 of the PSW (Machine Check Mask) masks a store protection violation. When masked, program interrupts do not remain pending. When invalid instruction or address detection is provided, the resulting program interrupts cannot be masked.
- Supervisor Call (SVC) This interrupt results from the execution of the 4) SVC instruction. The 16-bit effective address is placed in the interruption code of the old PSW. This instruction can be used to switch from the problem to the supervisor state.
- System This class of interrupt results from program counter time outs 5) and conditions outside the CPU. Provision is made for 7 interrupt levels within this class, and each is provided with a unique set of PSWs and a mask bit. Two are program counters and 5 are external interrupts.

Any number of the 5 external interrupt conditions may be grouped into a single level by the external equipment. In the event of simultaneous external interrupt conditions, the lowest numbered (bit within the system mask field in the PSW) interrupt is taken first. These interrupts remain pending when masked except when the machine check mask bit is one.

The two program interval timers are each 32 bits wide and decrement. The lower 16 bits (least significant halfword) of each counter resides in 16-bit binary hardware counters that count down by one every microsecond. The high 16 bits (most significant halfword) of each counter resides in main store. The high halfword lies in main store location 00B0 for counter 1 and main store location 00B1 for counter 2. Every 65 ms when the low halfword (in the hardware counter) passes from 0000 (hex) to FFFF (hex) an interrupt occurs which can cause the high halfword in main store (via microcode) to be decremented by one. This interrupt is transparent to the programmer until the high halfword in main store equals 0000 (hex). When such an interrupt occurs, the high halfword is decremented to FFFF (hex) and a PSW swap occurs, telling the programmer that the counter has timed out. Note that if the interrupt is masked the high halfword will not be decremented by the microcode. The low halfword continues to count down. The interrupt although remains pending and if unmasked within 65 ms, the upper halfword will be decremented without a loss of a count.

The counters can be loaded and read by the Internal Control instruction, described in Section 10.

2-27

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents

SW

87

7-08

X

10

R

П

П 2

WITHOUT WRITTEN WICHIT

IBRAR ES

AW

BACCOUNNY THE SPE 60 WICHITA

VERSITY

LIBRARIES

SNOILOS

N WWY PERIOD

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

100

T

46

STATE

PRO

FOR

IJ

MATERI

THIS

EPHOQUCED IN ANY FASHION, NOR

#### Interrupt Handling

The machine check, program, SVC, and each system interrupt have two related PSWs called "old" and "new" in unique main store locations. This zone of main store is referred to as a preferred storage area (PSA), which is illustrated in Figure 2-21.

In all cases and interruption involves merely storing the current PSW in its old position and making the PSW at the new position the current PSW. The old PSW holds all the necessary status information in the system existing at the time of interruption. If, at the conclusion of the interruption routine, there is an instruction to make the old PSW the current PSW, the system is restored to the state prior to the interruption, and the interrupted routine continues. This means the programmer must clear the fixed point overflow indicator before being reloaded. Note that it is possible to switch to the alternate set of general registers when the PSW swap takes place. This set of registers is defined by bit 44 in the new PSW.

Interruptions can only be taken when the CPU is interruptable for a given source. The system mask, machine check mask bit, floating-point exponent underflow mask, the significance mask, and the fixed-point overflow mask bits in the PSW define the interruptable state of the CPU with respect to those sources. When masked, system interrupts remain pending while machine check and program interrupts are ignored.

The power transient, certain program interrupts, and the SVC interrupt cannot be masked.

#### Interrupt Priority

Simultaneous interrupt requests are honored by the CPU. The smaller the hardware priority number the higher the priority. It should be noted that many of the interrupts listed in Figure 2-20 have the same priority number, this is because these interrupts are mutually exclusive and priority has no meaning.

When more than one unmasked interrupt requests service, the action consists of storing the old PSW and fetching the new PSW belonging to the interruption which is taken first. This new PSW subsequently is stored without any instruction execution and the next interruption PSW is fetched. This process continues until no more interruptions are to be serviced. When the last interruption request has been serviced, instruction execution is resumed using the PSW last fetched. The order of execution of the interruption subroutines is, therefore, the reverse of the order in which the PSWs are fetched. Machine check and power transient, when they occur, do not allow any other interrupt to be taken.

The above priority is used to resolve race conditions due to multiple interrupt conditions. Since separate mask bits and PSW pairs are provided for each external interrupt source, the priority in handling these interrupts is actually determined by the content of the new PSWs. When a PSW swap occurs, further action in regard to system (and machine check) interrupts is determined by the mask fields in the new PSW.

#### Interrupt Masking

Individual masking of several of the interrupt types is possible. When masked off, the interruption is either ignored or remains pending for later execution. The masking capability for each of the interrupt types is as follows:

1) Power Transient - Cannot be masked off.

- Machine Check Can be masked off by setting the machine check mask bit 45 in the PSW equal to zero. When masked off normal instruction sequencing occurs, and the interrupts do not remain pending.
- 3) <u>Program</u> Three of the 11 program interrupts are capable of being masked off; fixed-point arithmetic overflow, exponent underflow, and significance, by setting the appropriate mask bits in the PSW equal to zero. When masked off these interruptions do not remain pending. Also, the storage protect interrupt can be masked via the machine check mask (PSW bit 45). Note that if a PSW with both Fixed Point Overflow Indicator and mask (bits 19 and 20) set is used, the interrupt will occur.
- Supervisor Call Cannot be masked off.
- 5) <u>System</u> Each level of external interrupts can individually be masked off by setting the corresponding system mask bit in the PSW equal to zero. Interrupts that are masked remain pending.

#### Preferred Storage Area (PSA) Assignments

The contents of the PSA are shown in Figure 2-21 with the main store address expressed in hexadecimal notation. The following PSA locations must not be store protected:

- 1) Power off interrupt PSW
- 2) All old PSW locations
- 3) Main store location 0087 (used by microprogram for I/O operations)
- 4) Counter 1 & 2, high halfword locations 00B0 & 00B1
- 5) Putaway locations (00C0 through 0103).

In addition, MS location 0087 must be set initially to zero for use by self test

#### GENERAL SYSTEM OPERATION

The various states entered by the computer and their relationship to the basic operator controls are shown in Figure 2-22. The basic controls provided for the operator are power-on, initial program load (IPL) and the system reset key. Among the many controls available, these functions have special significance because of their relationship to an unconditional system reset sequence. These functions each produce a system reset sequence which applies to the computer, I/O channels, and peripherals. Further operation within the system differs, however, as explained in the following sections.

#### Power-On

WICH!

SPE

A.L.A

172

RAR

03

ONLY

LAW

TO THOSE DED IN MAY PASE

MAY NOT BE COMED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87

2-08

Box

Ó

П

Π

G

One of two modes of operation must be specified for the system at power-on. The first results in a system reset followed by the computer entering the stop state. In this state, instructions are not processed, interrupts are not accepted, and system timers are not updated. This state is termed "manual" because further operation must be determined by the operator.

6246156B

FOR

RESEARCH USE

ONLY

ERIAL MAY B

OPYRIGHT LAW


MICHITA


COLLECTIONS

HO GBHOD 36 LONAVA

Wichita State University Libraries, Special Collections and University Archives

IVERSITY LIBRARIES





The second mode at power-on enters the run state after the system reset is complete. The instruction stream is initiated and interrupts are processed. The computer can be removed from the run state by certain instructions, interruptions, and by manual intervention.

#### System Reset

NICHIT

C0

ARIES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

Box

10

Т

SW

00

ONLY

LAW

The system reset function rests the computer system to a known state such that processing can be initiated without the presence of machine checks, except for those caused by subsequent machine malfunctions. The system reset function causes the following:

- CPU pending interrupts are reset
- Internal timers are reset to all ones (1's)
- Status registers are reset

#### $\mathbf{PL}$

The use of the IPL function is independent of the current state of the system. IPL first causes a system reset function.

### Operating State

The run state and wait state shown in Figure 2-22 are collectively termed the operating state for the system. When the computer is in the run state, instructions are executed in the normal manner. An instruction may be encountered or an interrupt processed that forces the computer into the wait state. The computer does not execute instructions in the wait state, but it is interruptable when not masked. System timers are updated and input/output operations continue in the wait state.

The wait state may also be entered after completing IPL or by special operating intervention via the stop state. (Dotted lines on Figure 2-22). This action is the result of the wait bit being set in the controlling PSW.

#### Program State Alternatives

Certain other states exist within the CPU that contribute to its overall status. These states are directly related to program operation and are

 <u>Masked or Interruptable State</u> — The computer may be masked for certain interrupt conditions at any given time. These conditions generally remain pending within the system until the masked condition is changed by the program. Certain error conditions cannot be masked off, while other error conditions such as program checks are ignored when specifically masked. 6246156B

RESEARCH

MAY

QNLY

WICHITA

い で 田

AL

In any remonstroom

88

UNIVERSITY COLLECTIONS

LIBRARIES

- Supervisor or Problem State In the supervisor state all instructions 2) are valid. In the problem state, I/O and certain other instructions are invalid, and their use produces an error interrupt. This state is controlled by a bit in the PSW. The SVC instruction is provided to switch from problem to supervisor state. The LOAD PSW instruction is used to switch from supervisor to problem state.
- General Register Selection Bit 44 in the current PSW selects the set 3) of general registers in current use.

### ARCHITECTURAL GROWTH

Throughout this Principles of Operation manual, architecture conventions are defined or facilities are marked "reserved" to retain flexibility for future implementations and extensions. The computer operates in conformance to this manual when architecture definitions are followed consistently. Hardware operation when these rules are violated are not defined and are properly outside the scope of this manual to retain flexibility of implementation. "Programmer discovered" operations that violate or go beyond the definitions described herein but produce "useful" functions should not be used and should be considered "reserved" because the results obtained may vary from computer to computer or even release levels for one computer depending upon options selected or the design release level to which the hardware is manufactured.

- -

ny na mahipy hasara na karagai sa mangka kara sa kara sa pang panana karibita er alle offen alle er en en en en datade i present er er alle er er gattere ar the production of the second second

and the second the second s

in all should be that it is the bar of the should be

1.0000 - 201

the addition of the construction of the second second

e de la companya de la <u>companya de presidente de la companya de la companya de la companya de la companya de la</u> Companya de la company

and an individual sector and provide the sector of the sec

we we have the state of the second second

SW

Section 3

CPU I/O

The transfer of information between the channel and input/output devices occurs in one of two modes:

1) Direct Memory Access (device initiated and controlled)

2) Program Controlled (CPU initiated and controlled).


# DIRECT MEMORY ACCESS OPERATION

Direct Memory Access (DMA) operations are externally initiated. Although the resulting cycle steal memory access preempts CPU accesses, thereby slowing program execution, DMA operations are not under program control and are transparent to the functional operation of the CPU.

# PROGRAM-CONTROLLED INPUT/OUTPUT OPERATION

Program-Controlled I/O operations transfer one fullword between a CPU general register and an I/O device. The operation is initiated by executing the privileged instruction "PC Input/Output." A control word (CW), in a second general register specified by the instruction, defines the specific I/O operation and the specific module or device associated with the operation.

# PROGRAM-CONTROLLED I/O INSTRUCTION



## DESCRIPTION

WITHOUT

WAR

REPRODUCED IN ANY FAST

DA NORPUS

SW

00

80-7

X

Q

2

뀨


G

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

RICHITA

The Input/Output instruction transfers a fullword to or from the general register specified by R1. Direct I/O operations are defined by a control word (CW) contained in the general register specified by R2. The CW format is shown below:



THIS

AAY BE

LAW.

WICHITA

SPECIA

STATE

COLLECTIO

LIBRARIES

Wichita State⁴University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

10

52

귀

46

The fields of the CW are defined as follows:

ID:

For an input operation, bit 0 must be coded as 0. For an output operation, this bit must be coded as 1.

Command (M):

Bits 1-31 specify the particular operation to be performed, and can be used to expand the basic input and output operations. For example, they can be coded to specify sense and control operations. Additionally, DMA I/O operations can be initialized by a Direct I/O. In executing an input operation, the channel (1) transmits the 32-bit CW to the external device; and (2) subsequently loads 32 bits of information, transmitted from the addressed device, into general register R1. In executing an output operation, the channel (1) transmits the CW to the external device, and (2) subsequently transmits bits 0-31 of general register R1 to the addressed device. The specific definition of the command bits is described in the Principles of Operation for PCI/PCO, MSC, & BCE. The only restriction placed on the system design is the definition of bit 0.

Each control unit connected to the channel is required to accept the CW, decode the control unit and device address, and perform the input or output operation defined by the command field. The device address field identifies, for example, the flight control subsystem, the radar altimeter, the navigation sensors, the displays, or the mass storage unit. The number and the types of devices connected to the channel and their address assignments depend on the system configuration.

If the IO handshaking operation does not complete within 9 microseconds for CW & DATA OUT transfers or 6 microseconds for data in transfers, the Program Controlled instruction will terminate and the condition code will be set to reflect the timeout.

# RESULTING CONDITION CODE

- 00 Operation successful
- 01 Interface time-out error: operation not successful

#### INDICATORS

The overflow and carry indicators are not changed by this instruction. **Program Interrupt** - **Privileged instruction** 

## PROGRAMMING NOTE

This is a privileged instruction and can only be executed when the CPU is in the supervisor state.

Section 4

# FIXED-POINT ARITHMETIC

For all of the following sections,  $\begin{bmatrix} @ \end{bmatrix} \begin{bmatrix} # \end{bmatrix}$  indicates that the use of indirect addressing and/or autoindexing is optional. For example, M specifies direct addressing without autoindexing, while M# specifies direct addressing with autoindexing.

The arithmetic instruction set performs binary arithmetic on fixed-point, fractional operands. Fullword operands are signed and 32 bits long. Negative quantities are represented in twos complement form.

Halfword operands are 16 bits long. Within the CPU, a halfword operand from storage is developed into a fullword operand prior to instruction execution. This is done by using the contents of the halfword second operand location as the most significant 16 operand bits and generating 16 low-order zeros. This result is the second operand.

ADD

THOUT WE THEN THE

SPE

WICHI

ISITY LIBRARIES

OND

LAW

DIN WYREPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

00

-08

Box

0


2

П

F 46

2

NO CONCO DA



HOUT WRITTEN PERMISS

SPECIA

COLL

THRODUCED IN ANY FASHION, NOR PLACED IN ANY REPOSITORY

THIS MATERIAL MAY NOT BE COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

13

.42

귀

46

WICHITA

STATE

UNIVERSITY LIBRARIES

COPY: PROVIDED

17

¢

PROTEC

BY

THIS

MATERIAL

MAY

ONLY

OR RESEARCH

## DESCRIPTION

The fullword second operand is added to the contents of general register R1. The result replaces the contents of general register R1. The second operand is not changed.

RESULTING CONDITION CODE

- The result is zero 00
- 11 The result is negative
- The result is positive (>0). 01

## INDICATORS


The overflow indicator is set to one if the magnitude of the sum is too large to be represented in the general register; that is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of the general register.

energy and the part of the part of the

STATISTICS.

# Program Interrupt - Fixed point overflow

# ADD HALFWORD



## DESCRIPTION

The halfword second operand is first developed into a fullword operand by appending 16 low-order zeroes. This fullword operand is then added to the contents of general register R1. The result replaces the contents of general register R1. The second operand is not changed.

# RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (>0).

# INDICATORS

MICHITA

ZALN

73 63

Y-LIBRARIES

PYRIGHT

LAW

カコンシリントでについてい

R COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN.

87-08

Box

5

E

Π


46

10

The overflow indicator is set to one, if the magnitude of the sum is too large to be represented in the general register; that is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of the general register.

Program Interrupt - Fixed point overflow

# ADD HALFWORD IMMEDIATE



#### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. The halfword immediate data is first developed into a fullword operand by appending 16 low-order zeroes. The resulting fullword operand is then added to the contents of general register R2. The result replaces the contents of general register R2. The immediate operand is not changed.

# RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (>0).

#### INDICATORS

The overflow indicator is set to one if the magnitude of the sum is too large to be represented in the general register; that is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of the general register.

Program Interrupt - Fixed point overflow

ATERIAL MAY BE BY COPYRIGHT LAW EARCH USE ONLY

 $\mathcal{U}_{\mathcal{C}}$ 

WICHITA

UNIVERSITY LIBRARIES

- 10 Z G 100

UDED

えることにしていたのの見たったろ

口下 IN COPIED OF

SPECIA STATE

# ADD TO STORAGE

Op   0   0   0	0   0	R1		AM	В2 		Ac	ddres	s Sp	ecifi I	catio	n I I		T			115	1
0	4 AM	5 7 8 Mnemonic	. 11 12		14 15	16					isz		1			1		31
Extended:	0	AST	Format R1, D2		<u>. 95</u> - 140				Dis	sp I.	1		r P	1	130 134	1 1		1997 (MAR)
Indexed:	1	AST [@] [#]	R1, D2	(X2,	B2)		×ı	I A	1		Disp			1	I.			12 - 12 - 1 - 12 - 12 - 12 - 12 - 12 - 1

### DESCRIPTION

The contents of general register R1 is added to the fullword second operand. The result replaces the contents of the second operand location. The first operand is not changed.

**RESULTING CONDITION CODE** 


- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (>0).

## INDICATORS

The overflow indicator is set to one if the magnitude of the sum is too large to be represented in the second operand location. That is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can'be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of the result.

Program Interrupt - Fixed point overflow

COMPARE




*Displacements of the form 111XXX are not valid.

105 1 19 5 6 1 5

14.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents MS 87-08 Box 3 4 R 귀 46



# DESCRIPTION

----

TY LIBRARIES

20

MS

87-08

ω

X

10

50

FF 46

PEDOR

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives EARC

П

ONLY

LAW

The fullword second operand is algebraically compared with the contents of general register R1. The contents of general register R1 and main storage are not charged at the end of instruction execution.


**RESULTING CONDITION CODE** 

- 00 The contents of general register R1 equals the second operand
  - 11 The contents of general register R1 are less than the second operand
  - 01 The contents of general register R1 are greater than the second operand.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

# COMPARE BETWEEN LIMITS



# DESCRIPTION

A compare between limits instruction occurs. The condition code reflects the result of the comparison.

6246156B

WITHOUT WAITTEN PERMIS

SPECIA

COLLECTIONS

S MATERIAL WAY NOT BE COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

42

T

46

REPRODUCED IN ANY FASHION, NOR PLACED IN ANY REP

WICHITA STATE UNIVERSITY LIBRARIES

COPY

PROVIDED BY

PRO

EOTED BY

OPYRIGHT. MAY

THIS MAT

ERIAL

FOR RESEARCH USE ONLY

(R1)	Addr of Operand	modifier
(R2)	Addr of Limits	modifier

The address of a 16-bit two's complement integer operand is contained in bits 0 through 15 of general register R1. The address of a fullword with the following format containing the upper and lower limits is contained in bits 0 through 15 of the general register R2:

Upper Limit	Lower Limit
	5 16

(t)

-

These limits are 16-bit two's complement integers.

In bits 16 through 31 of general registers R1 and R2 are 16-bit two's complement integer modifiers. After the addresses in bits 0 through 15 have been used to locate the operands, each modifier is added to the most significant 16 bits of the registers. The result replaces the most-significant 16 bits. The modifier is not changed, overflows and carry out of the most-significant address bit are ignored.

的复数形式现在分词


http://www.analytics

# RESULTING CONDITION CODE

00	Within Limits:	Lower Limit $\leq$ Operand $\leq$ Upper Limit	
01	Above Upper Limit:	Operand > Upper Limit	
11	Below Lower Limit:	Operand < Lower Limit	

## INDICATORS

The overflow and carry indicators are not changed by this instruction.



## DESCRIPTION

MITHOUT WRITTEN PERMISS

SPEC

00

PEPRODUCED IN ANY FASHION, NOR PLACED IN ANY PEROS FORY

VAY NOT BE COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS_

87-08

Box

3

R

Т

WICHINA

NIND

ALIS

LIBRARIES

ROTECTED

LAW

OR

RESEARC

ONLY

MA

The halfword second operand is first developed into a fullword operand by appending 16 low-order zeros. This fullword operand is then algebraically compared with the contents of general register R1. The contents of the general register and main storage are not changed at the end of instruction execution.

RESULTING CONDITION CODE

- 00 The contents of general register R1 equals the developed fullword operand
- 11 The contents of general register R1 are less than the developed fullword operand
- 01 The contents of general register R1 are greater than the developed fullword operand.


#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

After development, all 32 bits of the fullword operand participate in the comparison.

# COMPARE HALFWORD IMMEDIATE



### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. This halfword of immediate data is first developed into a fullword operand by appending 16 low-order zeros. This fullword operand is then algebraically compared with the contents of general register R2. The contents of the general register and main storage are not changed at the end of instruction execution.

# RESULTING CONDITION CODE

- 00 The contents of general register R2 equals the developed fullword operand
- 11 The contents of general register R2 are less than the developed fullword operand
- 01 The contents of general register R2 are greater than the developed fullword operand.

OR RESEARCH

WICHITA

STAT

REPRODUCED IN ANY PASHIDA, NOR PLACED IN ANY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

OLLECTIONS NAMATERIAL WAYNOT

RSITY LIBRARIES

SW

87-08

Box

3

42

46


INDICATORS

The overflow and carry indicators are not changed by this instruction.

### PROGRAMMING NOTE

After development, all 32 bits of the fullword operand participate in the comparison.

# COMPARE IMMEDIATE WITH STORAGE



## DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. This is algebraically compared with the halfword main storage operand. The immediate data and the contents of of main storage are not changed at the end of this instruction.

RESULTING CONDITION CODE

00 The immediate data equals the halfword main storage operand

11 The immediate data is less than the halfword main storage operand

01 The immediate data is greater than the halfword main storage operand.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

gegenet her geher van kernen de ster Verster Merio. De geheren en de ster de ster van de ster van de ster van de

# PROGRAMMING NOTE.

The Main Storage location containing the halfword operand must not be store protected. If the location is store protected, execution of this instruction will result in a store protect violation interrupt.

and the second of the second of the second

4-8

a horaca da se de Plantas da a la

an ing ang ta gangala ang ta ang ta ta ta

and a second descent of the second second second second second

DIVIDE

WITHOUT WRITTEN

REPRODUCED IN ANY FASHION, NOR PLACED IN ANY PEPOSITORY

WICHITA STAT

SPEC

00

TIONS E Y

VAY NOT BE COPIED OF

ALISASAIND

LIBRARIES

MS

80<u>7</u>28

Box to 42

7

46

のないので

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

PROTECTED

D

LAW


Ŧ TIT

MATERIA

FOR RESEARCH

USE

ONLY



## DESCRIPTION

The first operand, a 64-bit, signed 2's complement dividend, is contained in the even/odd general register pair R1 and R1 $\oplus$ 1. The most-significant portion is in R1. When R1 indicates an odd general register, the first operand is developed by appending 32 low-order zeros to the contents of R1. The second operand is the divisor.

The first operand is divided by the second operand. The unrounded quotient replaces the contents of general register R1. The remainder is not developed. When R1 is even, specifying an even/odd general register pair, the contents of RIO1 are indeterminant at the end of instruction execution. When R1 is odd,  $R1 \oplus 1$  is never changed, The second operand is not changed.

When the relative magnitude of dividend and divisor is such that the quotient cannot be expressed as a 32-bit signed fraction, an overflow is generated. In this event, the contents of both R1 (and R1+1) when R1 is even) are indeterminant upon instruction termination.

**RESULTING CONDITION CODE** 

The code is not changed.

NICHITA

STA

OUT WHITTEN PERMISSION, THIS MATERIAL WAYNOT BE REPRODUCED IN ANY FASHION, NOR PLACED IN ANY REPOS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

10

52

귀

46

COLLECTIONS

**ALISH** 

LISRARIES

ONI

# INDICATORS

The overflow indicator is set to one when the quotient cannot be represented, or when division by zero is attempted. The dividend is destroyed in these cases. If the overflow indicator already contains a one, it is not changed. The carry indication has no significance following execution and is indeterminate.

Program Interrupt - Fixed point overflow

# EXCHANGE UPPER AND LOWER HALFWORDS

	Op	R	1						R2
0 0 0	00	- t-	14	11	1	110	1	in P	1
0	4	5	7	8	dat"	1		13	15
4 Participan	- de inglé a	March	Sec.	- ning	-li-s	- presient	· 22	Sec. 2.	
	Mne	moni	c		Form			-36	
	XUI	mon	<u>c</u>	1 0.0	Forn	_			

### DESCRIPTION

The upper halfword of general register R1 is exchanged with the lower halfword of general register R2. Bits 0 through 15 of general register R1 replace bits 16 through 31 of general register R2 while simultaneously bits 16 through 31 of general register R2 replace bits 0 through 15 of general register R1.

and the second second

and the second of the second second

a an ann an an an Arranges brainne fra hair a tha an an an a thair

na standarda in antana ing kanadaranan kanada shikara

a single and the second state of the and the second production of the second product in the second product of the second product of

page state and second constants where

1413年1月1日日

#### **RESULTING CONDITION CODE**

The code is not changed.

## INDICATORS

The overflow and carry indicators are not changed.

# INSERT ADDRESS LOW

SPECIAL COLLECTIONS WITHOUT WRITTEN PERMISSION THIS WATERAL WAYNOT BE COPIE RETPOCUCED WAYN FASHON, NCR PLACED NAVYREPOSITORY

TERIAL WAYNOT BE COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87

-08

Box

10

Q

П T 2 5 -

WICHITA

STATE UNIVERSITY LIBRARIES

OPYIPRO


0 ₩¥ D MATERIA

84

MAY BE

LAW

OR RESEARCH USE ONLY



### DESCRIPTION

A 16-bit effective address is developed in the normal manner without expanding to 19-bits. This address itself replaces the 16 low-order bits of general register R1. The 16 high-order bits of general register R1 are not changed.

# RESULTING CONDITION CODE

The code is not changed.

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

WITHOUT WRITTEN PERMISSION, THIS WATERIAL WAY NUT BE COME REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITORY

WICHITA STATE UNIVERSITY LIBRARIES

OPY

PROVIDED BY

C.S

SPECIA

COLLECTIONS

SW

87-08

Box

10-92

귀

46

ERIAL WAY NOT BE COPIED OR

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

ROTECTE

0-0


OPYRIGHT LAW

MAY BE

FOR RESEARCH USE ONLY

THIS MATERIAL

## INSERT HALFWORD LOW



## DESCRIPTION

The halfword second operand replaces the contents of bits 16-31 of general register R1. Bits 0-15 of general register R1 are not changed. The second operand is not changed.

**RESULTING CONDITION CODE** 

The code is not changed.

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

LOAD

WICHITA

m

UNIVERSITY LIBRARIES

SPECIA STAT

L COLLECTIONS

DT BE COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

13

2 e

Т

46

PRO

co


OPYRIGHT

LAW

HESEARCH USE ONLY

ERIAL MAY

1000002222



The fullword second operand is placed in general register R1. The second operand is not changed.


RESULTING CONDITION CODE

- 00 The second operand is zero
- 11 The second operand is negative
- The second operand is positive (> 0). 01

INDICATORS

The overflow and carry indicators are not changed by this instruction.

# LOAD ADDRESS





SEARCH

NICHITA

UNIVERSITY LIBRARIES COLLECTIONS NUTHIS MATERIAL WAYNOT BE COPIED HOW NORPLACED IN MYREPOSITORY

SW

87-08

Box

5

52

Т

2

0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SPECI

Op	0   1	R1	1	111	1  1	0	A M	B2	2	T	1	Ado I	dress	s Spi	ecifi 1	cat 	ion I	1	1	1	i.	1	1	
0	4	5 7	8		11	12	13	14	15	16	ę	ng i		ve at		2411.		-217 -1			- (stare) - (stare)	 		3
Extended:	<u>AM</u> 0	<u>Mnemor</u> LA	<u>nic</u>		100	orm 1, C	at )2 (1	B2)	and a second	<b>_</b>			l Jac	Dis	, de la composición de la comp			de y ar	4. are	Barro C	1		- Epi aneren	233 2335 23

Indexed:

#### R1, D2 (B2) R1, D2 (X2, B2) X 1 1 A 1 1 A 1 1 A 1 1

#### DESCRIPTION

A 16-bit effective halfword address is developed in the normal manner without expanding to 19-bits. This address itself replaces the 16 high-order bits of general register R1. The 16 low-order bits of general register R1 are zeroed.

**RESULTING CONDITION CODE** 

The code is not changed.

@] [#]

INDICATORS


The overflow and carry indicators are not changed by this instruction.

PROGRAMMING NOTE

When R1 = B2, it is possible to increment R1 by the displacement field.

In the RS format when B2 = 11 and AM = 0, this is functionally equivalent to a LOAD HALFWORD IMMEDIATE instruction. In this case, bits 16 through 31 are treated as immediate data. The immediate data is expanded to 32 bits by appending 16 low-order zeros. This resulting fullword operand replaces the contents of general register R1.

## LOAD ARITHMETIC COMPLEMENT



#### DESCRIPTION

The two's-complement of the fullword second operand replace the contents of general register R1. Complementation is accomplished by adding the one's complement of the fullword second operand and a low-order one.

# RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (>0).

#### INDICATORS

YWY FAILED A NOT FLACED N MY REPOSITORY

A LIBRARIES DNS MAYNOT 35 COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

20 42

FF 46

USE


IGHT L

LAW

The overflow indicator is set to one when the maximum negative number is complemented. If the overflow indicator already contains a one, it is not altered by this instruction. The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of general register. The carry indicator will only be set when the operand is zero.

Program Interrupt - Fixed point overflow

# LOAD FIXED IMMEDIATE



### DESCRIPTION

A fixed-point literal value is loaded into the general register specified by R1.

The immediate values are -2, -1, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 or 13. The immediate is loaded into bits 0 through 15 of general register R1. Bits 16 through 31 of general register R1 are set to zero.

OPX (Bits 12, 13, 14 & 15)	Immediate Value
(hex)	(hex)
0	FFFE0000
동안에 집안된 1일이 집구나라요.	FFFF0000
2	0000000
3	00010000
4	00020000
5	00030000
6	00040000
7	00050000
8	00060000
9	00070000
Α	00080000
В	00090000
С	000A0000
D	000B0000
Е	000C0000
F	000D0000

THIS MATERIAL MAY BE

EARCH USE ONLY

A VIGBIDN THE MATCH AL WAY NOT BE COPPED OF ANT FASHION, NOT PLACED IN ANT HEROSTOPY

COLLECTIONS

UNIVERSITY LIBRARIES

DODE

# RESULTING CONDITION CODE


The code is not changed by this instruction.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

47.95

# LOAD HALFWORD



 AM
 Mnemonic
 Format

 Extended:
 0
 LH
 R1, D2 (B2)

 Indexed:
 1
 LH [@] [#]
 R1, D2 (X2, B2)

$\mathbb{E}_{[q] \in \mathbb{R}^{d}}[q] = \mathbb{E}_{[q]}$	1. 1. 1.	Disp	1.181.A	-stores.e.d	
11	$\left  \right $	1-1-1	111		1 L
×	I A I	Disp	est og stad Stade som ska	di tati i	

1.111111111111

the strong of the part of the first

 $\{ (\cdot,\cdot)_{i \in I} : (i \in I) \}$ 

1. Contractor

State Bardens Strates and

NAME:

行動であるとな

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

Box to 42 귀 46

MS

87-08

## DESCRIPTION

WICHER A

STA

63

BRARIES

LAW

SNO

EARC

STROUGED IN ANY FASHION

NORPHOEDIN MITHEROSTORY

R

SW

87-08

Box

10

2

F 46

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

The halfword second operand is developed into a fullword operand by appending 16 low-order zeros. The resulting fullword operand replaces the contents of general register R1. The second operand is not changed.

RESULTING CONDITION CODE

- 00 The fullword operand is zero
- 11 The fullword operand is negative
- 01 The fullword operand is positive (>0).


## INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

This instruction clears the low-order half of general register R1.

## LOAD MULTIPLE



### DESCRIPTION

All eight general registers are loaded from the eight fullword locations starting at the fullword, second operand address. The general registers are loaded in ascending order.

# RESULTING CONDITION CODE

The code is not changed.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

This instruction will always have halfword index alignment and will be excluded from automatic index alignment.

MAY

ONLY œ

MICHITA

TATE


UNIVERSITY LIE

LIBRARIES

BY

U A ANTITACTORY , WAY NOT BE COPIED OR

# MODIFY STORAGE HALFWORD



### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data representing a 2's complement integer. This immediate data is added to the halfword main storage operand. The result replaces the halfword main storage operand. The contents of the general registers are not changed. Only the contents of the halfword main storage operand location is altered.

#### **RESULTING CONDITION CODE**

- The result is zero 00
- 11 The result is negative
- 01 The result is positive (>0).


## INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

The MSTH immediate data (mask) is algebraically added to the halfword operand in main storage. Tally up and tally down is thus possible.

# MULTIPLY




Displacements of the form 111XXX are not valid.

的复数的复数形式



6246156B



## DESCRIPTION

The product of the multiplier (the second operand) and the multiplicand (the first operand) replaces the multiplicand. Both multiplier and multiplicand are 32-bit signed 2's complement fractions. The product is a 64-bit, signed 2's complement fraction and occupies an even/odd register pair when the R1 field references an even-numbered general register. When R1 is odd, only the most significant 32 bits of the product is saved in general register R1.

RESULTING CONDITION CODE


The code is not changed.

INDICATORS

The overflow indicator is set to one when -1 is multiplied by -1. If the overflow indicator already contains a one, it is not altered by this instruction.

Program Interrupt - Fixed point overflow

# MULTIPLY HALFWORD



4-19

Wichita State University Libraries, Special Collections and University Archives SW Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 10 R П П L G

WITHOUT WAITTEN PERM WICHITA

SPECIA

STA

一市

VERS

~

LIBRARIES

ONLY

LAW

CTIONS

. WAY NOT BE COPIED OF

REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPORT ORY

OR RESEARCH

ġ.

WICHITA

STAT

COLLECTIONS

ALISE

LIBRARIES

EPRODUCED IN ANY FASHION, NOR PL

AOEI NANYREPOS

### DESCRIPTION

The product of the halfword multiplier (the halfword second operand) and the halfword multiplicand (the contents of bits 0 through 15 of general register R1) replaces the multiplicand. The product is a 32-bit signed fraction. This product is saved in general register R1.

# RESULTING CONDITION CODE


The code is not changed.

## INDICATORS

The overflow indicator is set to one when -1 is multiplied by -1. If the overflow indicator already contains a one, it is not altered by this instruction.

Program Interrupt - Fixed point overflow

#### MULTIPLY HALFWORD IMMEDIATE



#### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. This halfword of immediate data is the multiplier. The contents of bits 0 through 15 of general register R2 are the halfword multiplicand. The product of the multiplier and the multiplicand is a 32-bit signed fraction. This product is saved in general register R2.

#### RESULTING CONDITION CODE

The code is not changed.


#### INDICATORS

The overflow indicator is set to one when -1 is multiplied by -1. If the overflow indicator already contains a one, it is not altered by this instruction.

Program Interrupt - Fixed point overflow

MS 87-08 Box 10 42 FF 46 Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

### MULTIPLY INTEGER HALFWORD



# DESCRIPTION

1

GH

1

BRARIES

AM

I.

RESEARC

由 HODUCED IN ANY

FASHON NOR PLACED IN ANY REPOSITORY

Dr. James E. Tomayko Collection of NASA Documents

MS

87

-08

Box

3

C

2

FF 46

Wichita State University Libraries, Special Collections and University Archives

The product of the multiplier (the two's complement signed integer halfword second operand) and the two's complement signed integer halfword multiplicand (the contents of bits 0 through 15 of general register R1) replaces the multiplicand. An intermediate product is formed as a 31-bit signed integer. This product is algebraically shifted left 15 places, to form a two's complement signed halfword integer product. This halfword product replaces bits 0 through 15 of general register R1. Bits 16 through 31 of general register R1 are zeroed.

#### RESULTING CONDITION CODE

The code is not changed.

INDICATORS

Program Interrupt - Fixed point overflow

The overflow indicator is set when the upper 16 bits of the intermediate product does not equal all ones or all zeroes. If the overflow indicator already contains a one, it it is not altered by this instruction.

### PROGRAMMING NOTE

If I, J, and K are halfword operands, the equation I*J+K may be solved with the following code:

LH	R1, I
MIH	R1, J
AH	<b>R1</b> , K

VICHITA STATE

DED VORA' ABON

17.0

6

AB ODE

OTED

BY COPYRIGHT

LAW

NAMY FASHION, NOT PLACED IN ANY HEPOSITORY

RIAL WAYNOT BE COMED OR

MS

87-08

Box

5

24


귀

46

CIML COLLECTIONS

UNIVERSITY LIBRARIES

STORE



### DESCRIPTION

The contents of general register R1 are stored at the fullword second operand location. The contents of general register R1 are not changed.


RESULTING CONDITION CODE

The code is not changed.

**INDICATORS** 

The overflow and carry indicators are not changed by this instruction.

# STORE HALFWORD



	Extended:	<u>AM</u> 0	<u>Mnemonic</u> STH	<u>Format</u> R1,D2 (B2)							Dis	p	-	-		<del></del>			1
					1 il	11	1		5	Ĺ	1	1	1	1	1	1	1	1	
2	Indexed:	1	STH [@] (#]	R1,D2 (X2,B2)		x	I A	4			Dis	p							
		4			1	1				1	1		1	1	1	1		1	1.2
	3. 19			4-	22														

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

# DESCRIPTION

The most significant 16 bits (bits 0 through 15) of general register R1 are stored at the halfword second operand location. No other storage location is altered. The contents of general register R1 are not changed.

RESULTING CONDITION CODE

The code is not changed by this instruction.

#### INDICATORS

NAME REPORT OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

10

2

R

エム

5

ONLY


LAW

RAR

S IN

The overflow and carry indicators are not changed by this instruction.

### STORE MULTIPLE



Extended:	<u>AM</u> 0	Mnemonic STM	Format D2(B2)						Di	isp				s Ge				
	1				1	-		13	1	1	1	1	1	-	1	1		-
Indexed:	1	STM [@] [#]	D2(X2,B2)	×	( 	I A	a,	-	10	Disp	ļ	1					i i q	

#### DESCRIPTION

All eight general registers are stored at the eight fullword locations starting at the fullword second operand address. The general registers are stored in ascending order.

RESULTING CONDITION CODE

The code is not changed.

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE


This instruction is excluded from automatic index alignment. Indexes will always specify the halfword.

PROTECTED

LAW

## SUBTRACT

WICHTA 他 HOWCEL -TWP THIS MATERIAL MAY BE STATE UNIVERSITY LIBRARIES PROVID TON NOR PLACED COLLECTIONS IN ANY REPORTORY BE COPIED OF



CALCER MARK

## DESCRIPTION

The fullword second operand is subtracted from the contents of general register R1: The result replaces the contents of general register R1. The second operand is not changed.

Subtraction is performed by adding the one's-complement of the second operand and a low-order one to form the two's complement for the fullword. This fullword is added to the first operand. All 32 bits of both operands participate as in ADD. The overflow, carry, and condition code indicators reflect the result of this addition.

RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (> 0).

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SW 87-08 Box 5 2 R 귀 46

## INDICATORS

WITHOUT WAIT

REPROCUCED IN ANY FASHION, NOR PL

IN ANY REPORTORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87

-08

Box

9

FF 46

WIGHITA-S

T

C N


LIBRARIES

LAW

The overflow indicator is set to one if the magnitude of the difference is too large to be represented in R1; that is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of R1.

Program Interrupt - Fixed point overflow

## SUBTRACT FROM STORAGE



#### DESCRIPTION

The contents of general register R1 is subtracted from the fullword second operand. The result replaces the contents of the second operand location. The first operand is not changed.

## RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (>0).

#### INDICATORS

The overflow indicator is set to one if the magnitude of the sum is too large to be represented in the second operand location. That is, greater than 1-2-31 or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of the result.

Program Interrupt - Fixed point overflow

THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE) COPY PROVIDED BY COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS HOUT WAITTEN PRAVISION THIS MATERIAL WAYNOT BE COPYED OF REPRODUCED NAWFRASHON NOR PLACED NAWFREPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS


87-08

Box

13

귀

46



#### DESCRIPTION

Lidexed:

The halfword second operand is first developed into a fullword operand by appending 16 low-order zeroes. This second operand is then subtracted from the contents of general register R1. The result replaces the contents of general register R1. The second halfword operand is not changed.

IA

Disp

х

Subtraction is performed by adding the ones complement of the developed fullword operand and a low-order one to form the fullword twos complement. This fullword is added to the first operand.

#### RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative

SH [@] [#]

R1,D2(X2,B2)


01 The result is positive (> 0).

### INDICATORS

The overflow indicator is set to one if the magnitude of the sum is too large to be represented in R1; that is, greater than  $1-2^{-31}$  or less than -1. If the overflow indicator already contains a one, it is not altered by this instruction. (Overflow can be reset by testing or by loading the PSW.) The carry indicator is set to indicate whether or not there is a carry out of the high-order bit position of R1.

Program Interrupt - Fixed point overflow

# TALLY DOWN



# DESCRIPTION.

CSE E

ONLY

LAW

TIONS

NOT BE COPIED OF

N ANY THE STORE

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

10

FF 4

The main storage halfword operand is decremented by one, and the result replaces the halfword operand. The contents of the general registers are not changed. Only the contents of the main storage operand is altered.

RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is negative
- 01 The result is positive (> 0).

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

This instruction is similar to the MODIFY STORAGE HALFWORD instruction with an implied operand of all ones. The MSTH instruction should be used instead of TALLY DOWN when execution speed is important.

4-27/4-28

Section 5

#### BRANCHING

Instructions are executed, by the central processing unit, primarily in the sequential order of their locations. A departure from this normal sequential operation may occur when branching is performed. The branching instructions provide a means to make a two-way choice, to reference a subroutine, or to repeat a segment of coding.

Branching is performed by introducing a branch address as the new instruction address. The 19-bit branch address is generated as described under Expanded Addressing. Therefore, when a branch is taken, the branch address is used as the address of the next instruction. If Instruction Protection Monitor is enabled, an interrupt will occur, regardless of the branch address contents, should the branch be attempted and the destination location is not storage protected.

# BRANCH AND LINK

WITHOUT WRITTEN PERM

SPEC

Щ. Т

ARIES

ICHITA

PROT

DE):

LAW

OR

RESEARCH

ONLY

REPRODUCED IN ANY FASHION, NOR P.

た日によく日ののうのう

Dr. James E. Tomayko Collection of NASA Documents

Box

10


Q

Т

46

SN

Wichita State University Libraries, Special Collections and University Archives



### DESCRIPTION

First, the branch address is computed. Then, the first word of the current PSW (bits 0 - 31) is loaded into general register R1. Thus, the address of the next sequential instruction is preserved in register R1 (bits 0 - 15). The remaining bits of general register R1 (bits 16 - 31) will contain the condition code, the carry indicator, overflow indicator, the fixed-point overflow mask, the exponent underflow mask, the significance mask, and the contents of the branch and data sector registers.

PROTECTED

CD X

COPYRIGHT

LAW

THIS

MATERIAL

RESEARCH

C (S FF

ONLY

WICHITA

STATE

10

COLLECTIONS

BY

EPRODUCED IN MINI FASH

TON NOT PLACE IN ANTIRESSOT ONY

NOT BE COPIED OR

For the RR format, the branch address is contained in bits 0 through 15 of general register R2, if  $R2 \neq 0$ . This 16-bit branch address is expanded to a 19-bit branch address. (See Expanded Addressing.)

## RESULTING CONDITION CODE

The code is not changed.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE.

The assembly instruction BALR R1, 0 causes the address (instruction counter and BSR) of the next sequential instruction to be stored in bits 0 through 15, and 24 through 27 of general register R1. In this particular case, no branch is taken.

## BRANCH AND INDEX

		Op				F	11						A	82	2	100		1.B	****	A	dd	ress	Spe	eci	fica	tio	n		1		1		1.00
. 1	11	0	11	1		1	1		1	1	1 1	0			Ì.	18	1	1	1	1	1	1	1		1	1	1	T	1	1	1	5	3.1
0				4	5			7	8		11	12	13	14	15	16	122	AST	-134	(Vib)		32:+	3-4	E.c.	iens.	5	with a	100		1	1.8	10	31

Extended: 0	Mnemonic BIX	<u>Format</u> R1, D2 (B2)						
Indexed: 1	BIX (@) (#)	R1, D2 (X2, B2)	×	1 A 1	Disp			

### DESCRIPTION

"Bits 0 through 15 of the general register specified by R1 contain an index. Bits 16 through 31 of general register R1 contain a count. An effective address is computed in the normal manner for the extended class. (For the indexed addressing mode, the fullword indirect address pointer must contain zero's in bit locations 22 and 23.) Next, the index is incremented by one. Then the count is decremented by one. If the count prior to update is greater than zero, a branch to the effective address is taken. If the count prior to update is less than or equal to zero, no branch occurs."

And this the advertised of the to

# **RESULTING CONDITION CODE**

The code is not changed.


INDICATORS

The carry and overflow indicators are not changed by this instruction.

5-2

Sugar Charles

#### BRANCH ON CONDITION



# DESCRIPTION

USE

ONLY

MAY BE

LAW

TY LIBRARIES

NAVY REPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

00

-08

ω

X

0

R

T BE COMED BR

This instruction tests the PSW condition code status bits. Instruction bits 5 through 7 (the M1 field) specify which condition code (bits 16 and 17 of the PSW) is to be tested. Instruction bit 5 tests for a code equal 00, instruction bit 6 tests for a code equal 11, and instruction bit-7 tests for a code equal 01. Whenever the condition code test is successful, the branch is taken. Thus, when more than one bit of the M1 field is a one, the branch is taken for any successful test. (e.g., M1 = 111 always branches, M1 = 000 never branches.)

The branch address is contained in bits 0 through 15 of general register R2 for the RR format. This 16-bit branch address is expanded to a 19-bit branch address. (See Expanded Addressing.)

# RESULTING CONDITION CODE

The condition code was set following all arithmetic, logical, test, and compare instructions, and otherwise remains unchanged unless the program status word is altered. The code is not changed by this instruction.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

FOR RESEARCH

USE OND

ERIA

LAW


## PROGRAMMING NOTE

The result and test conditions are shown as follows:

	8 A. B	- (* 1994) 2009 - 1995			
	M1	M1 Field (Test)			
	(5)	(6)	(7)		
Arithmetic & Tally					
Zero	1	0	0		
Negative	0.	1	0		
Positive (>0)	a 0	0	1.5		
Logical	- 11				
Zero	.1	0	ó		
Not Zero	. 0	1	0		
Test					
Zero	1	0	0		
Mixed	10	1	0		
All ones	0	0	1		
Compare					
Equal	. 1	0	0		
0 ₁ < 0 ₂	0	1 .	0		
$0_1 > 0_2$	0	0	1		

It is possible to combine tests. For example, following the MSTH instruction, an M1 field of 1 0 1 specifies branch on non-negative (zero or positive).

# BRANCH ON CONDITION BACKWARD



Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SW 87-08 Box 10 42 뀌 2 0

WITHOUT WRITTEN RERAUSSION THIS MATERIAL MAY NOT BE GUIPEL REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITORY

TERIAL WAY NOT BE COPIED OR

WICHITA STATE UNIVERSITY LIBRARIES

SPECIAL

COLLECTIONS

### DESCRIPTION

This instruction tests the PSW condition code status bits. Instruction bits 5 through 7 (the M1 field) specify which condition code (bits 16 and 17 of the PSW) is to be tested. Instruction bit 5 tests for a code equal 00, instruction bit 6 tests for a code equal 11, and instruction bit 7 tests for a code equal 01. Whenever the condition code test is successful, the branch is taken by subtracting the Disp from the updated IC. Thus, when more than one bit of the M1 field is a one, the branch is taken for any successful test (e.g., M1=111 always branches).

## **RESULTING CONDITION CODE**

The condition code was set following all arithmetic, logical, test, and compare instructions, and otherwise remains unchanged unless the program status word is altered. The code is not changed by this instruction.

#### INDICATORS

SPECIAL COLLECTIONS

B MATERIAL WAVIOT OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

E UNIVERSITY

LIBRARIES

SW

87

-08

ω

0X

10

2

e

 The overflow and carry indicators are not changed by this instruction.

# BRANCH ON CONDITION (EXTENDED)

	0p 0   0   0		A1				R	2
0	4	5	7	8	1 0 11	12	13	15
				Mnemonie BCRE		Format M1, R2		

#### DESCRIPTION

This instruction tests the PSW condition code status bits. Instruction bits 5 through 7 (the M1 field) specify which condition code (bits 16 and 17 of the PSW) is to be tested. Instruction bit 5 tests for a code equal 00, instruction bit 6 tests for a code equal 11, and instruction bit-7 tests for a code equal 01. Whenever the condition code test is succesful, the branch is taken. Thus, when more than one bit of the M1 field is a one, the branch is taken for any successful test. (e.g., M1 = 111 always branches.)

When the branch is taken, PSW bits 0 through 15 and bits 24 through 31 are replaced by corresponding bits in general register R2.

### **RESULTING CONDITION CODE**

The condition code was set following all arithmetic, logical, test, and compare instructions, and otherwise remains unchanged unless the program status word is altered. The code is not changed by this instruction.

#### INDICATORS

H USE ONL

LAW

NANY HERSENAR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

2

N

п

46

LIBRARIES

The overflow and carry indicators are not changed by this instruction.

#### PROGRAMMING NOTE

This instruction is similar to the RR version of the BRANCH ON CONDITION instruction. It is provided to facilitate subroutine returns across sector boundaries after general register R2 had been initialized by the use of the BRANCH AND LINK instruction.

## BRANCH ON CONDITION FORWARD

Ор 1   1   0   1   1	M1	Disp*	1 010	*Displacements of the form 111XXX are not valid.
0 4	5 7	B	13 14 15	
		Mnemonic	Format	
· 이상 11 · 이 이 이 해 - 이 이 이 이 이 이 이 이 이 이 이 이 이 이 이 이 이 이 이		BCF	M1, D2	

#### DESCRIPTION

This instruction tests the PSW condition code status bits. Instruction bits 5 through 7 (the M1 field) specify which condition code (bits 16 and 17 of the PSW) is to be tested. Instruction bit 5 tests for a code equal 00, instruction bit 6 tests for a code equal 11, and instruction bit 7 tests for a code equal 01. Whenever the condition code test is successful, the branch is taken by adding the Disp to the updated IC. Thus, when more than one bit of the M1 field is a one, the branch is taken for any successful test (e, g., M1=111 always branches).

#### **RESULTING CONDITION CODE**

The condition code was set following all arithmetic, logical, test, and compare instructions, and otherwise remains unchanged unless the program status word is altered. The code is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

#### BRANCH ON COUNT

WITHOUT WAITTEN

12

FOR

RESEARCH

C (S)

ONLY

GLT

LAW

REPERCOLLOED IN ANY FASHION, NOR PLACED IN ANY PERCENTORY

OT BE COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

PARIES

SM


87-08

Box

30

R

FF 46



### DESCRIPTION

First, the branch address is computed. The branch address is contained in bits 0 through 15 of general register R2 for the RR format. This 16-bit branch address is expanded to a 19-bit branch address. (See Expanded Addressing.)

Then, the contents of bits 0 through 15 of general register R1 are reduced by one. When the result is zero, the next sequential instruction is executed in the normal manner. When the result is not zero, the instruction counter is loaded with the branch address.

RESULTING CONDITION CODE

The code is not changed.

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

#### PROGRAMMING NOTE

An initial count of one results in zero, and no branch takes place. An initial count of zero results in a minus one and causes branching to be executed. MAY

W

LAW

ACED IN MY REPOSITORY

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

- WAY NOT BE COPIED OR

SW

87-08

Box 10


5

Т Т 46

TIONS

LIBRARIES

## BRANCH ON COUNT BACKWARD



*Displacements of the form 111XXX are not valid.

11.11

#### DESCRIPTION

First, the branch address is formed by subtracting the displacement from the updated instruction counter. Then, the contents of bits 0 through 15 of general register R1 are reduced by one. When the result is zero, the next sequential instruction is executed in the normal manner. When the result is not zero, the instruction counter is loaded with the branch address.

# RESULTING CONDITION CODE

The code is not changed.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

An initial count of one results in zero, and no branch takes place. An initial count of zero results in a minus one and causes branching to be executed.

# BRANCH ON OVERFLOW AND CARRY

Op 1   1  0   0	M1	R2				
0	4578	11 12 13 15 <u>Mnemonic</u> Form BVCR M1,R				r dag tennang Salah salah s Salah salah sala
Ор 1   1   0   (	M1	1 1 1 1 0 M B2		111	Address Specif	ication
0	4 5 7 8 <u>AM Mnemonic</u>	11 12 13 14 15 Format	16		ing all is	
xtended:	0 BVC	M1,D2,(B2)	oni ta s Siggina	i i i	Disp	пітгі
ndexed:	1 BVC [@] [=	M1,D2 (X2,B2)	x			Disp

# DESCRIPTION

WILLIAG

PERSONAL INVITATION

NOTE AND NAMEPOSTOPY

WICHITA

ts TA

1014

BRAR

ms

MS

87-08

Box

10

2

Ŧ

46

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

FOR RES

USE

OND

LAW

THIS

This instruction tests the PSW overflow and carry indicator status bits. The M1 field, instruction bits 5 through 7 specifies the test. Instruction bit 6 is tested against PSW bit 18 (carry), and instruction bit 7 is tested against PSW bit 19 (overflow). Whenever a specified bit of the PSW is a one, the test is successful and the branch is taken. Thus, when both indicators are tested by M1 = 011, the branch is taken if either indicator contains a one. A one in instruction bit 5 inverts the logic, causing bits 6 and 7 to test the PSW bits for zero.

For the RR format, the branch address is contained in bits 0 through 15 of general register R2. This 16-bit branch address is expanded to a 19-bit branch address. (See Expanded Addressing.)

# **RESULTING CONDITION CODE**

The code is not changed.

#### INDICATORS


The overflow indicator is set 0 by this instruction. The carry indicator is not changed by this instruction.

# PROGRAMMING NOTE

The possible combinations of test conditions are shown as follows:

M1 Field	Test Conditions		
<u>567</u>	2 19 19 19 19 19 19 19 19 19 19 19 19 19		
900	Branch never taken (no operation)		
001	Branch on Overflow		
010	Branch on Carry		
011	Branch either on Overflow or on Carry		
100	Branch		
101	Branch On No Overflow		
110	Branch On No Carry		
111	Branch On No Overflow and No Carry		

# BRANCH ON OVERFLOW AND CARRY FORWARD



*Displacements of the form 111XXX are not valid. PROTEC

THIS

MATE

FOR RESEARCH USE

ONLY

LAW

WITHOUT WRITTEN HERK

SPECIA

REPRODUCED IN ANY FASHION, NOR PLACED

- VAVNOT BE COP

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

20 20

귀

46

WICHITA STAT

m

UNIVERSITY LIBRARIES

COLLECTIONS

#### DESCRIPTION

This instruction tests the PSW overflow and carry indicator status bits. Instruction bits 5 through 7 specify the test. Instruction bit 6 is tested against PSW bit 18, and instruction bit 7 is tested against PSW bit 19. Whenever a specified bit of the PSW is a one, the test is successful and the branch is taken by adding the Disp to the updated IC. Thus, when both indicators are tested by M1 = 011, the branch is taken if either indicator contains a one. A one in instruction bit 5 inverts the logic, causing bits 6 and 7 to test the PSW bits for zero.

CONTRACTORS IN STREET, S

2.189912月1月1日

a provident and the second date.

Same Strategy and Strategy

The branch address is formed by adding the displacement to the updated instruction counter.

RESULTING CONDITION CODE

The code is not changed.

#### INDICATORS

The overflow indicator is set 0 by this instruction. The carry indicator is not changed by this instruction.

### PROGRAMMING NOTE

The possible combinations of test conditions are shown as follows:

	M1 Field	Test Conditions
	567	
	000	Branch never taken (no operation)
	001	Branch on Overflow
	010	Branch on Carry
	011	Branch either on Overflow or on Carry
	100	Branch
	101	Branch On No Overflow
6	110	Branch On No Carry
	111	Branch On No Overflow and No Carry

Section 6

SHIFT OPERATIONS


Shift instructions use the halfword format. The shift count is defined by the count field, as shown in Figure 6-1.

Instruction Bits 8 through 13		Shift Count Determined By	
000000	(Zero)	No Operation	
000001-110111	(1 through 55)	Instruction bits 8 through 13	
111000	(56)	Bits 10 through 15 of general register (	
111001	(57)	Bits 10 through 15 of general register :	
111010	(58)	Bits 10 through 15 of general register 2	
111011	(59)	Bits 10 through 15 of general register :	
111100	(60)	Bits 10 through 15 of general register	
111101	(61)	Bits 10 through 15 of general register a	
111110	(62)	Bits 10 through 15 of general register (	
111111	(63)	Bits 10 through 15 of general register	

Figure 6-1. Shift Count

If the shift count is 56 through 63, bits 10 through 15 of the corresponding general register (0 through 7) designate the shift count. When specified using the count field, the maximum shift count allowed for shift operations is 55. Shifts of up to 63 positions are allowed, when general register 0 through 7 is used to specify a computed shift.

## NORMALIZE AND COUNT



7

PROT

FOR RES

ONLY

LAW

WITHOUT WRITTEN PERI WIGHITA

SPH ( STATE

Ċ

WERSITY LIBRARIES

SW

87-08

Box

Q

10

П П 2

REPRODUCED IN ANY FASHION, NOR FLACED IN ANY REPOSITORY

L WAY NOT BE CORED OF

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

•

PROTEC

FOR

RESEARCH

USE

ONLY

LAW

WICHITA

SPEC

COUCED IN ANY FASHON, NOR P.

MAYNOT BE COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

LIBRARIES

MS

87-08

Box

10

20

FF 4

5

### DESCRIPTION

First, all bits (0 through 31) of general register R1 are set to zero. For each position that the contents of general register R2 are shifted, to the left, the high-order half of general register R1 bits (0 through 15) is incremented by 1. The shift terminates when bit position  $0 \neq$  bit position 1 of general register R2. If the contents of general register R1 are initially zero, a count of zero is entered in general register R1. Zeros are entered into the vacated low-order bits of general register R2. Upon completion of this instruction, the count is contained in bits 0 through 15 of general register R1.

L. tried.

Sugar Gir A

#### **RESULTING CONDITION CODE**

The code is not changed by this instruction.

Sec.

#### INDICATORS

The carry indicator will be zero at the end of the operation, if general register R2 contains zero. The carry indicator will be one at the end of the operation, if the shift is terminated by the detection of bit position one not equal to bit position 0 of the general register R2. The overflow indicator is not changed by this instruction.

#### PROGRAMMING NOTE

If the initial condition of general register R2 was such that bit position 0 is not equal to bit position 1, the count in the high-order bit of general register R1 is zero, the carry indicator is one, and there is no shift. If the initial condition of R2 was all ones, the count is 31, the carry is one and R2 contains 80000000.

This instruction is executed as shown below in Figure 6-2.





Figure 6-2. Normalize and Count Execution

# SHIFT LEFT LOGICAL



#### DESCRIPTION

DIN MYREROSTOP

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

ISRARIES

MS_

87-08

Box

10

2

뀌

46

-

R

LAW

The contents of general register R1 are shifted left, as specified by the shift count Figure 6-1. Zeros are entered into the vacated low-order bits of general register R1. Bits leaving the high-order bit (bit 0 of general register R1) position are entered in the carry indicator. (See indicators below.) Bits shifted out of the carry indicator are lost. Only the contents of general register R1 are changed.

#### **RESULTING CONDITION CODE**

The code is not changed by this instruction.


#### **INDICATORS**

The carry indicator is set to one for each one, and to zero for each zero, shifted left from the high-order position of general register R1. The overflow indicator is not changed by this instruction.

# PROGRAMMIN'G NOTE

When the shift count n is greater than 31, then the result of the shift of general register R1 is zero.

# SHIFT LEFT DOUBLE LOGICAL



NICHITA

STATE

ECTIONS

ITY LIBRAR

m.

MS

87-08

Box

10

2

P

F 46

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

RESEARCH

USE

ONLY

LAW

EPRODUCED IN ANY FASHION, NOR PLACE

#### DESCRIPTION

The contents of the even/odd pair of general registers (R1 and R1 (+) 1) are shifted left as a 64-bit register. The number of positions shifted is specified by the shift count. Bits shifted out of bit position zero, of general register R1 (+) 1, are entered into bit position 31 of general register R1. Zeros are entered into the vacated low-order bits of general register R1 (+) 1. Bits leaving the high-order bit position (bit position 0 of general register R1) are shifted into the carry indicator. Bits shifted out of the carry indicator are lost.

# **RESULTING CONDITION CODE**

The code is not changed by this instruction.

## INDICATORS

The carry indicator is set to one for each one, and to zero for each zero, shifted left from the high-order bit position of general register R1. The overflow indicator is not changed by this instruction.

### SHIFT RIGHT ARITHMETIC

Ор	R1	11 (131) (131)	Count		
$\frac{1}{0}$	0 1		<u> </u>		0 1
		, .	Inemonic		mat 15
<b>x</b> :	1.17	1	SRA	<b>B1</b>	Count

## DESCRIPTION

The contents of general register R1 are shifted right the number of places indicated by the shift count. Bits equal to the sign are entered into vacated high-order bit positions. Bits shifted out of bit position 31 of general register R1 are lost.

#### **RESULTING CONDITION CODE**

The code is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

X

ARIES

NS S

87-¹08

Box

P.

2 Ru

뀨

46

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

WICH

PROTECTED

FOR RESEARCH HIS MAT CD

ONLY


A shift right of n is equivalent to dividing the contents of general register R1 by 2n.

自己的 机分子的 网络小叶属小叶属小叶属

The conduct of the alter.

olar (18 - Sulf-Austria

# SHIFT RIGHT DOUBLE ARITHMETIC



# DESCRIPTION

The contents of an even/odd pair of general registers (R1 and R1  $\oplus$  1) are shifted right as a 64-bit register. The number of positions shifted is specified by the shift count. Bits shifted out of bit position 31, of general register R1, are entered into bit position 0 of general register  $R1 \leftrightarrow 1$ . Bits equal to the sign are entered into vacated high-order bit positions. Bits shifted out of bit position 31 of general register  $R1 \oplus 1$ are lost.


# RESULTING CONDITION CODE

The code is not changed by this instruction.

INDICATORS

The overflow and carry indicators are not changed by this instruction.

SHIFT RIGHT DOUBLE LOGICAL



WICHITA

ER Y

MAY BE

LAW

ONLY

SPECIA STATE

ECTIONS

の変

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

ITY LIBRAR

Es

MS

87-08

Box

120

42

П 46

REPRODUCED IN ANY FASHION, NOR PLACED IN ANY HEROSIT CATY

#### DESCRIPTION

The contents of an even/odd pair of general registers (R1 and R1 (+) 1) are shifted right, as a 64-bit register. The number of positions shifted is specified by the shift count. Zeros are entered into all vacated high-order bit positions. Bits shifted out of bit position 31, of general register R1, are entered into bit position 0 of general register R1 (+) 1. Bits shofted out of bit position 31 of general register R1 (+) 1 are lost.

中心不同时就是人们中心的


10 344

The code is not changed by this instruction.

### INDICATORS

The overflow and carry indicators are not changed by this instruction.

SHIFT RIGHT LOGICAL



#### DESCRIPTION

The contents of general register R1 are shifted right the number of places indicated by the shift count. Zeros are entered into all vacated high-order bit positions. Bits shifted out of bit position 31 of general register R1 are lost.


# RESULTING CONDITION CODE

The code is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

# SHIFT RIGHT AND ROTATE



#### DESCRIPTION

ACCENTION AND REPOSITION

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

IONS

ACT SE COPIED OF

MS

00

-08

Box

FF 46

ONI

The contents of general register R1 are shifted right the number of places indicated by the shift count. Bits shifted out of bit position 31 are entered into bit position 0. The general register thus becomes a circular register and no bits are lost.


RESULTING CONDITION CODE

The code is not changed by this instruction.

INDICATORS

The overflow and carry indicators are not changed by this instruction.

SHIFT RIGHT DOUBLE AND ROTATE



#### DESCRIPTION

The contents of an even/odd pair of general registers (R1 and R1 $\bigoplus$ 1) are shifted right, as a 64-bit register. The number of positions shifted is specified by the shift count. Bits shifted out of bit position 31 of general register R1 are entered into bit position 0 of general register R1 $\bigoplus$ 1. Bits shifted out of bit position 31 of general register R1 $\bigoplus$ 1 are entered into bit position 0 of general register R1. Thus, the two registers become a single, circular, 64-bit register, and no bits are lost. WICHITA STAT

THIS MATERIAL MAY B

ONLY

0

OPYRIGHT LAW

REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITORY

I'AL WAYNOT BE COPIED OR

JT WHITTEN PEAMISSION THIS MA

SPECIAL

COLLECTIONS

SITY LIBRARIES

SW

87-08

귀

46

## **RESULTING CONDITION CODE**

The code is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

#### PROGRAMMING NOTE

When the shift count equals 32, the contents of general register R1 and R1 (+) 1 are exchanged.

is a population of the many distances in the

a ina yana di padan kita ang iti kang di katakat 1973

N. 2007120143

 $\frac{1}{\sqrt{2}} = \frac{1}{\sqrt{2}} \frac{1}{\sqrt$ 

生活的时间的

a de la constante de la constan

 $\{1, \dots, n\} \in \{1, \dots, n\}$ 62

Section 7

# LOGICAL OPERATIONS

A set of instructions is provided for the logical manipulation of data. Fullword operands consist of 32 bits. Halfword immediate and storage operands are developed into fullword operands by appending 16 low-order zeros. The sign position is treated in the same manner as any other position.

There is no interdependence between bits for logical operations: that is, the result in position i is independent of bit j in either operand when  $i \neq j$ .

AND

WITHOUT WRITTEN PERMISSION, THIS MATERIAL WAY NOT BE CORED OF REPRODUCED IN ANY PASHICY, NOR REACED IN ANY REPORT TO THE

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS

87-08

Box

104

ТĨ

46

8

SPECIAL COLLECTIONS

WICHICA

STA

PRO'

UNIVERSITY LIBRARIES


PROTEC

PYRIGHT

LAW

THIS

FOR RESEARCH USE ONLY



WICHITA

UNIVERSITY LIBRARIES

LAW

EL NANABERCELLORN

LWAYNOT IN COPIED OR

SPEC

#### DESCRIPTION

The logical product (AND), of the fullword second operand and the contents of general register R1, is formed bit-by-bit. The result replaces the contents of general register R1. The second operand is not changed. The following table defines the AND operation.

AND	이 같이 많이
Storage	1100
R1	1.010
Result	1000

ter de jestarrel Mare de Milare,


#### **RESULTING CONDITION CODE**

- 00 The result is zero
- 11 The result is not zero.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

## AND HALFWORD IMMEDIATE



#### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. The halfword immediate data is first developed into a fullword by appending 16 low-order zeros. The logical product (AND) of this fullword operand and the contents of general register R2 is formed bit-by-bit. The result replaces the contents of general register R2. The immediate operand is not changed. The following table defines the AND operation.

AND	
Immediate Data	1100
R2	1010
Result	1000

SW Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 10 42 Π 46

# RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is not zero.

## INDICATORS

WICHE

FOR

REPRODUCED NANY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

0

귀


46

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

The least-significant 16 bits of the result (bits 16 through 31) will always be zero.

# AND IMMEDIATE WITH STORAGE



#### DESCRIPTION

Bits 16 through 31 of this instruction are treated as halfword immediate data. The logical product (AND) of this immediate data and the halfword main storage operand is formed bit by bit. The result replaces the halfword main storage operand.

RESULTING CONDITION CODE

- 00 The result is zero
- 11 The result is not zero.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

The zero bits in the immediate data specify the bits of the halfword first operand that are set to zero. Zero bits in the halfword main storage operand remain unaltered.

WITHOUT WRITTEN PERMI

REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPORTO

SW

87-08


WICHITA STAT

SPECIAL

ERSITY LIBRARIES AL WAY NOT BE

LAW

#### AND TO STORAGE



#### DESCRIPTION

The logical product (AND) of the fullword second operand and the contents of general register R1 is formed bit-by-bit. The result replaces the second operand. The contents of the general register is not changed. The following table defines the AND operation.

AND	er a snar
Storage	1 1 0 0
R1	1010
Result	1000

RESULTING CONDITION CODE

00 The result is zero

The result is not zero. 11

INDICATORS

The overflow and carry indicators are not changed by this instruction.


化物理试验器 机结束 化可能分子

where the second s

0.84.47

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents Box 10 42 46

П



## DESCRIPTION

WITHOUT !!

PRO-

USE ONLY

LAW

REPHODUCEDINANY

NOR PLACED IN ANY REPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

-87

80-

Q

10

Q

11

G

UBRARIES

-

فنب

The modulo-two sum (Exclusive OR), of the fullword second operand and the contents of general register R1, is formed bit-by-bit. The result replaces the contents of general register R1. The second operand is not changed. The following table defines the Exclusive OR operation.

Exclusive OR	
Storage	1100
R1	1010
Result	0110

**RESULTING CONDITION CODE** 

- 00 The result is zero
- 11 The result is not zero.

RESEARCH

ONLY

NON

BRARIES

## INDICATORS


The overflow and carry indicators are not changed by this instruction.

### PROGRAMMING NOTE

The one's complement of the general register is obtained when the second operand contains all ones.

Grild Bricks in

EXCLUSIVE OR HALFWORD IMMEDIATE



## DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. The halfword of immediate data is first developed into a fullword by appending 16 low-order zeros. The modulo-two sum (Exclusive OR) of this fullword operand and contents of general register R2 is formed bit-by-bit. The result replaces the contents of general register R2. The immediate operand is not changed. The following table defines the Exclusive OR operation.

Exclusive OR	
Immediate Data	1100
R2	1010
Result	0110

RESULTING CONDITION CODE


00 The result is zero

11 The result is not zero.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## EXCLUSIVE OR IMMEDIATE WITH STORAGE



#### DESCRIPTION

WICH

ST

DED BY

ECTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

NS-

87

80-7

Box

10

8

뀨

46

÷.

Bits 16 through 31 of this instruction are treated as halfword immediate data. The modulo-two sum (Exclusive OR) of this halfword immediate data and the halfword main storage operand is formed bit-by-bit. The result replaces the halfword main storage operand.


**RESULTING CONDITION CODE** 

- 00 The result is zero
- 11 The result is not zero.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

EXCLUSIVE OR TO STORAGE



REPRODUCED IN ANY FASHION, NOSP

SPECIA

TIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

0

귀

46

LIBRARIES

NICHITA

PROTEC

0

LAW

## DESCRIPTION

The modulo-two sum (Exclusive OR) of the fullword second operand and the contents of general register R1 is formed bit-by-bit. The result replaces the second operand. The contents of the general register is not changed. The following table defines the Exclusive OR operation.

Exclusive OR	
Storage	1 1 0 0
R1 .	1010
Result	0110

#### **RESULTING CONDITION CODE**


00	The	result	is	zero	
140		5	1.1	나는 옷에서 잘 알려야 한다.	12.4

11 The result is not zero.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

OR



Displacements of the form 111XXX are not valid.

SCHOOL NO.

, high and ship helps that an interval provident in the

	Ορ	R1		A A	A B2	Address Specification
.1	0 0 1 0 1		1 1 1 1 1	0		
	0 4	5 7	8 11	12 1	13 14 15	16 31

Extended:		<u>Mnemonic</u> 0	Format R1,D2(B2)					D	isp						
	34 N	신기안		1	14	+	11	1	1_1	1	1	1	1	1	1
Indexed:	1	0 [@] [#]	R1,D2(X2,B2)	X	(	Å	- '. T	i.		D	isp 1	i	а 1	1	1

## DESCRIPTION

The logical sum (OR) of the fullword second operand and the contents of general register R1 is formed bit-by-bit. The result replaces the contents of general register R1. The second operand is not changed. The following table defines the OR operation.

58%

1:15

OR	
Storage	1100
R1	1010
Result	1110

**RESULTING CONDITION CODE** 


00 The result is zero

.11 The result is not zero.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## OR HALFWORD IMMEDIATE



#### DESCRIPTION

Instruction bits 16 through 31 are treated as immediate data. The halfword of immediate data is first developed into a fullword operand by appending 16 low-order zeroes. The logical sum (OR) of the fullword operand and the contents of general register R2 is formed bit-by-bit. The result replaces the contents of general register R2. The immediate operand is not changed. The following table defines the OR operation.

OR	
Immediate Data	1100
R2	1010
Result	1110

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives q

SW

87 80-7

Ψ

Š X

Ò

П L

WITHOUT WRIT \$

CHITA

00

LIBRAR

in S

SP

PROT

10

LAW

2

FOR RESEARC

BHODODINANY FASHON NOTICE

WITHOUT WRITT

OUT WRITTEN PERMISSION, THIS MATERIAL WAY NOT BE COPI REPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITION

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

WICHITA STATE

SPECI

COLLECTIONS

LIBRARIES

SW

87-08

Box

10

E

П r HOTECTE

THIS

MAT.

OR RESEARCH

USE

OND

# RESULTING CONDITION CODE

00 The result is zero 11 The result is not zero.


11 Cal

### INDICATORS

The overflow and carry indicators are not changed by this instruction:

Sola Samerally . 19

OR TO STORAGE



## DESCRIPTION

The logical sum (OR) of the fullword second operand and the contents of general register R1 is formed bit-by-bit. The result replaces the second operand. The contents of general register R1 are not changed. The following table defines the OR operation.

OR		
Storage	1100	
R1	1010	
Result	1110	

and have been represented the an Alfahe many baller of a balan ku mbalan nakin barti ipal-at asmenjadi

Administration of the Automatic state bridge

**RESULTING CONDITION CODE** 

The result is zero 00

11 The result is not zero.


## INDICATORS

The overflow and carry indicators are not changed by this instruction.



し対象な人により、

## SEARCH UNDER MASK



## DESCRIPTION

A variable search of an array under control of fields in a mask for specific bit patterns is performed. A two's complement 16-bit integer count is contained in bits 0 through 15 of the general register specified by R2. (This must be a positive number for correct execution of this instruction).

The address of an array (Ai) is contained in bits 0 through 15 of the even general register of the even/odd pair specified by R1. A two's complement integer modifier is contained in bits 16 through 31. After each Ai has been located via bits 0 through 15, the modifier is added to the most-significant 16 bits of general register R1. This result replaces the most-significant 16 bits. The modifier is not changed. A 16-bit mask (M) is contained in bits 0 through 15 of the odd general register specified by R1  $\oplus$  001 while field values (FV) are contained in bits 16 through 31.

The following equation is solved.

 $(Ai \land M) \bigoplus (FV \land M)$ 

where

WICH

m

RES

EARCH USE

ONLY

NA.

(JJ

LAW

SPEC

ONS

LIBRAR

- 10

EPRODUCED IN ANY FASH

CANCERACED NAVERONED

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

MS

87-08

Box

3

4.4

귀

46

i = 1, ..., count

 $\wedge$  = logical AND function

 $\bigoplus$  = logical Exclusive-OR function.

Ai  $\wedge$  M extracts bits selected by the mask out of the array. FV $\wedge$  M extracts bits selected by the mask also. These latter bits are compared with Ai  $\wedge$  M. If they are equal, the comparison continues until the count is exhausted. The condition code reflects the result of this operation.

If the comparison indicates an inequality, the instruction is terminated with the address of the inequality operand located in general register R1.

# RESULTING CONDITION CODE

00 All array items matched

An array item miss-matched and general register R1 has the address where it failed.

. W. C. ....

INDICATORS

11

The overflow and carry are not changed by this instruction.

RESEARC

USE ONL MAY BE

LAW

WITHOUT WAITT

REPROVED NAVES

NCAPULCED IN ANY REPOSITORY

WICHITA

200 STATE

ECTIONS

R

SW


87-08

TY LIBRARIES


# PROGRAMMING NOTE

This is a variable length instruction execution. Care must be taken to insure proper interrupt response by using sufficiently small count values. In order to assure proper completion of the putaway routine, the programmer must make sure that the count values do not exceed eight.

The following flowchart indicates how this instruction is executed:







# DESCRIPTION

Bits 16 through 31 of this instruction are treated as halfword immediate data. The logical sum (OR) of the immediate data and the halfword main storage operand is formed bit-by-bit. The result replaces the halfword main storage operand.

**RESULTING CONDITION CODE** 

- 00 The result is zero
- The result is not zero. 11

7-12

T

2月 建筑 相关的 计分子设计

R HARDWARD

elle, Freedoms

## INDICATORS

WITHOUT WAIT

ICHIT

AIS

RES

USE

ON

LAW

REPRODUCED IN ANY INC

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

MS

87-08

Box

G

The overflow and carry indicators are not changed by this instruction.


align the later of the later of the later of the second second second second second second second second second

# PROGRAMMING NOTE

The one bits in the halfword mask specify the bits of the halfword second operand that are set one. The result replaces the halfword second operand. The following table defines this instruction.

in a sur
1100
1010
1 1 1 0

## SET HALFWORD



Extended:	AM 0	Mnemonic SHW	Format D2(B2)			la de la composición de la composición En la composición de l	Disp	ane al	323113		
		$ 1_{\rm H}  = \frac{1}{2} \left[ \frac{1}{2} $	har the state of the		++	+					-
Indexed:	1	SHW[@][≠]	D2(X2,B2)	×	Â	1001081	5 1 1 1	Disp		ilian 1 1	

#### DESCRIPTION

The halfword main storage operand is set to all ones.

## **RESULTING CONDITION CODE**

The condition code is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

### 6246156B

ONLY

-LAW

WICHITA

LIBRARIES

AT TOOLOGIE IN ANY FAR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

22

П


2

S

## PROGRAMMING NOTE

This instruction is similar to the SET BITS instruction with the mask (i.e., immediate data) equal to all ones.

#### TEST BITS



### DESCRIPTION

Bits 16 through 31 of this instruction are treated as immediate data. This halfword immediate data is logically tested with the halfword main storage operand. A one in the immediate data tests the corresponding bit in the halfword main storage operand. The halfword main storage operand is not changed. The result of the test is given in the condition code.

### **RESULTING CONDITION CODE**

- 00 Either the bits selected by the immediate data are zeros or the immediate data is all zeros
- 11 The bits selected by the immediate data are mixed with zeros and ones
- 01 The bits selected by the immediate data are all ones.


#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

#### PROGRAMMING NOTE

The main storage location containing the halfword operand must not be store protected. If the location is store protected, execution of this instruction will result in a store protect violation interrupt.

#### TEST REGISTER BITS



#### DESCRIPTION

Bits 16 through 31 of this instruction is treated as immediate data. A fullword operand is formed by appending 16 low-order zeros.

A one, in this fullword, tests the corresponding bit in general register  $R^2$ . The corresponding bit position in general register  $R^2$  is not changed. The result of the test is given in the condition code.

RESULTING CONDITION CODE

- 00 Either the bits selected by the immediate data are all zeros or the immediate data is all zeros.
- 11 The bits selected by the immediate data are mixed with zeros and ones.
- 01 The bits selected by the immediate data are all ones.

#### INDICATORS

WITHOUT WRIT

**MICHITA** 

FY LIBRARIES

MS

87-08

Box

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SPE

PROTE

THIS

MATERIAL


OPYRIGHT

LAW

FOR RESEARCH-USE ONLY

The overflow and carry indicators are not changed by this instruction.

### TEST HALFWORD



Extended:	AM 0	<u>Mnemonic</u> TH	Format D2(B2)		4	isp 11	LII	1-1	
Indexed:	· <b>1</b>	TH [@][#]	D2(X2 B2)	×	L I		Disp.		-

# DESCRIPTION

All bits in the halfword main storage operand are tested. This operand is not changed. The result of the test is given in the condition code.

Q. 5.

**RESULTING CONDITION CODE** 

- 00 The bits are all zeros
- 11 The bits are mixed with zeros and ones
- 01 The bits are all ones.

FOR RESEARCH USE ONLY

THIS MATERIAL

Y COPYRIGHT LAW

MAY BE

WITHOUT WRITTEN

SPE

RETRODUCED IN ANY PARHON, NOR PLACED IN ANY REPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

10

S

F 46

WICHITA ST

UNIVERSITY LIBRARIES

έD

COLLECTIONS THIS MATERIAL WAY NOT BE


# INDICA TORS

The overflow and carry indicators are not changed by this instruction.

#### PROGRAMMING NOTE

This instruction is the same as the TEST BITS instruction with the mask equal to all ones.

#### ZERO BITS



## DESCRIPTION

The logical complement of bits 16 through 31 of this instruction is ANDed to the halfword main storage operand and is formed bit-by-bit. The result replaces the halfword main storage operand.

RESULTING CONDITION CODE.

00 The result is zero

11 The result is not zero.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.


#### PROGRAMMING NOTE

The one bits in the halfword immediate data specify the bits of the halfword main storage operand that are set zero. The result replaces the halfword main storage operand. The following table defines this instruction:

ZERO BITS	
Immediate Data	1100
Storage	1010
Result	0010

7-16

# ZERO REGISTER BITS



#### DESCRIPTION

≶

HITA

ESEARCH MATERIAL

MAY 0Z

AW

4D ŝ

REPRODUCEINAN TWAU

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

00

-08

Box

Ō

ä.,

First, the halfword immediate data is expanded to a fullword by appending 16 loworder zeros. The logical complement of this fullword is then ANDed to the contents of general register R2. The result replaces general register R2.

**RESULTING CONDITION CODE** 

- 00 The result is zero
- The result is not zero. 11


## INDICATORS


The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

The one bits in the halfword immediate data specify the bits in the general register that are set zero. Bits 16 through 31 of general register R2 are not changed by this instruction.

## ZERO HALFWORD





~7-17

FOR RESEARCH USE ON

IS MATERIAL

# DESCRIPTION

The halfword second operand is set to all zeros.

## **RESULTING CONDITION CODE**

The condition code is not changed by this instruction.

# INDICATORS

The overflow and carry indicators are not changed by this instruction.

# PROGRAMMING NOTE

This instruction is similar to the ZERO BITS instruction with the mask equal to all ones.

a providence and the standard standard and the second sold

WITHOUT WRITTEN PERMISSI

REPRODUCED IN ANY PASS-POA. 550

WICHITA STATE UNIVERSIT

COPY PROVIDED

7 U.S. C(

SPECIAL COLL

PROTECTED BY CO

Section 8

# FLOATING-POINT OPERATIONS

and the second second second

The floating-point instruction set is used to perform calculations on operands with a wide range of magnitude and to yield results scaled to preserve precision.

的过去式和过去分词 法利益公司 法正式公司 法正规的现在

A floating-point number consists of a signed exponent and a signed fraction. The quantity expressed by this number is the product of the fraction and the number 16 raised to the power of the exponent. The exponent is expressed in excess 64 binary notation; the fraction is expressed as a sign-magnitude hexadecimal number having a radix point to the left of the high order digit.

The floating-point instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, and storing. Short operands generally provide faster processing and require less storage than long operands. On the other hand, long operands provide greater precision in computation. Operations may be either register to register or storage to register. All floating-point instructions are part of the floatingpoint feature including the two data conversion instructions. A normalized number is one in which the high-order hexadecimal digit of the fraction is not zero or the fraction is all zero and the characteristic is the smallest possible value (zero).

Maximum precision is preserved in addition, subtraction, multiplication, and division because all results are normalized.

The condition code is set as a result of all compare, add, subtract, and load operations.

## DATA FORMAT

WICHIT

THIS MA

ARCH

MATERIA

LAW

THAN GOUCED IN ANY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

87-08

Box

5

5

귀


46

Floating-point data occupy a fixed-length format which may be either a fullword short format or a double word long format. Both formats may be used in main storage.

Short Floating-Point Number

s	Characteristic	Fraction	
-13	ender inter det		1
0	a la antiso cana a		

Long Floating-Point Number



LAW

WITHOUT WRITTEN WICHITA

SPEC STAT

PETROLOGI NANY PISHON

The first bit in either format is the sign bit (S). The subsequent seven bit positions are occupied by the characteristic. The fraction field may have either six or fourteen hexadecimal digits.

Although final results have six fraction hexadecimal digits in short-precision, intermediate results may have one additional low-order digit. This low-order digit, the guard digit, increases the precision of the final result.

# NUMBER REPRESENTATION

The fraction of a floating-point number is expressed in hexadecimal digits. The radix point of the fraction is assumed to be immediately to the left of the high-order fraction digit. To provide the proper magnitude for the floating-point number, the fraction is considered to be multiplied by a power of 16. The characteristic portion, bits 1 through 7 of both floating-point formats, indicates this power. The bits within the characteristic field can represent numbers from 0 through 127. To accommodate large and small magnitudes, the characteristic is formed by adding 64 to the actual exponent. The range of the exponent is thus -64 through +63. This technique produces a characteristic in excess 64 notation.

Both positive and negative quantities have a true fraction, the difference in sign being indicated by the sign bit. The number is positive or negative accordingly as the sign bit is zero or one.

The range covered by the magnitude (M) of a normalized floating-point number is:

in short precision	16-65	M	(1-16 ⁻⁶ ) • 16 ⁶³ , and
in long precision	16-65	М	$(1-16^{-14}) \cdot 16^{63},$
or approximately	5.4 · 1	0-79	M 7.2 · 1075

The short and long precisions contain 6.2 and 15.5 decimal digits respectively.

A number with zero characteristic, zero fraction, and plus sign is called a true zero. A true zero may arise as the result of an arithmetic operation because of the particular magnitude of the operands. A true zero is forced when one or both operands of MULTIPLY or the dividend in DIVIDE has a zero fraction. The sign of a sum, difference, product, or quotient with zero fraction is positive. The proper representation of a floating point zero when used for any of the floating point operations is the true zero form.

SN

87-08

## NORMALIZATION

WITHOUT WATTEN PE WICHITA

SPE ()) ROTECTED

OR

RESEARCH

[1]

ONLY

MATERIAL

IGHT

LAW

LERARIES

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

ω X

10

N

T п 46

Wichita State University Libraries, Special Collections and University Archives

REPRODUCED IN ANY FR

Section and the A quantity can be represented with the greatest precision by a floating-point number of given fraction length when that number is normalized. Therefore, all floatingpoint arithmetic operations require normalized operands. A normalized floating-point number has a nonzero high-order hexadecimal fraction digit. If one or more high-order fractional hexadecimal digits are zero, the number is said to be unnormalized unless it is a true zero. The process of normalization consists of shifting the fraction left until the high-order hexadecimal digit is nonzero and reducing the characteristic by the number of hexadecimal digits shifted. A zero fraction cannot be normalized, and its associated characteristic therefore remains unchanged when normalization is called for. A floating point word of all zeros is defined as a true zero.

and the she will an a first wat the

 $\{ (a_{1})', (a_{2}), (a_{2}), (a_{2}), (a_{2}) \in \mathbb{N} \}$ 

Normalization usually takes place when the intermediate arithmetic result is changed to the final result. This function is called postnormalization, and it is performed as part of instruction execution.

# PROGRAMMING NOTE

It is the programmer's responsibility to ensure that floating-point operands are normalized prior to instruction execution. Since normalization applies to hexadecimal digits, the three high-order bits of a normalized number may be zero.

# FLOATING-POINT SECOND OPERANDS

The short 32-bit second operand has a fullword effective address. The long 64-bit second operand must start at an even boundary halfword address. Figure 8-1 illustrates floating-point data placement in main storage.

X00	X01	X10	X11	/ Y00	Y01	Y10	Y11
	r I				le se s		(Y=X+1)
Short O	perand		antaria. Deserve contra		an a state and a state a		
		Short O	perand			et kara	
L.	ong Operand						
			Long Operand	<b>1</b>			

Figure 8-1. Floating-Point Second Operand in Main Storage

#### FLOATING-POINT REGISTERS

The registers used for floating-point arithmetic are distinct or separate registers from those used for fixed-point arithmetic. Register designation may be even or odd for short operands.

Star and

FOR RESEARCH USE ONLY

MATERIAL MAY BE

AW

ECTED

WITHOUT WRITTEN


REPRODUCED IN ANY FASH

WICHITA STATE

UNIVERSITY LIBRARIES COLLECTIONS

SPECIAL

The first operand is contained in floating-point register R1 when the second operand is a short 32-bit operand. If the second operand is a long or extended operand, the first operand is contained in the pair of floating-point registers specified by R1 and  $R1 \oplus 001$ , where  $\oplus$  indicates the Logical OP function. See Figure 8-2.






Figure 8-2. Floating-Point Operands in Registers

A comprehensive set of floating-point instruction is available for both short and long operands. Figure 8-3 summarizes the various combinations of fractional precision used for the floating-point operands. For further detail, see the individual instructions.

	Short 2nd Operand Operand			Long 2nd Operand		
Instructions				Operand		
	Result	1	2	Result	1	2
RRs		10.20				
A/S	24 -	-24 ±	24	56-	—56 ±	56
С		24 :	24		19.12	
M	24/48 -	-24 x	24	56-	- 31 x	31
D	24 -	-24 -	- 24	31-	- 56 ÷	31
Convert to Floating	24-		- 32		a hay at	1.6.1
Convert to Fixed	32 🖛		-24			6.2
양 나는 것 같은 것이다.	24-		-24	and the second		•
SRSs			1. 1. 		1412	
A/S	24 -	- 24 ±	24		Selection .	
M	24/48	- 24 x	24	and a standard and a standard		88.7
D	24-	- 24 -	-24	S and a second		d.
$(\mathbf{r}_{ij}) \in \mathbf{L}$ by $\mathcal{L}$ is the set of $i$	24-	900 HP	-24	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		
ST	24	1.1.2.	-24		- 16	
RSs			943			
A/S	24 🖛	-24 ±	24	56-	- 56 ±	56
C		24 :	10000			
М	24/48-	-24 x	24	56-	- 31 x	31
D	24-	-24 ÷	24		-56 ÷	
2 . <b>L</b> 2	24-		-24		16. 4	1.1.1.1.1.1.1
ST	24		-24	56		-56

Figure 8-3. Combinations of Fractional Precision for Floating-Point Operands

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SW 87-08 Box 3 42 귀 46

# FLOATING-POINT INSTRUCTIONS

The floating-point arithmetic instructions and their mnemonics, and descriptions follow. The following table indicates when the condition code is set and the exceptions in operand designations, data, or results that cause a program interruption.

Name	Mne- monic	Туре	Exceptions
Add (Long Operands)	AEDR	RR C	U,E,S
Add (Long Operands)	AED	RS C	U, E, S
Add (Short Operands	AER	RRC	U,E,S
Add (Short Operands)	AE	SRS, RS C	U, E, S
	e stragen de Arrestat	an a	standi Malakar bertekar sa
Compare (Short Operands)	CER	RR C	Star Barbara
Compare (Short Operands)	CE	RS C	없어서 다 다 가 ?
Convert to Fixed-Point	CVFX	RRC	0
Convert to Floating-Point	CVFL	RR C	S
Divide (Extended Operands)	DEDR	RR	U, Ĕ, FK
Divide (Extended Operands)	DED	RS	U, E, FK
Divide (Short Operands)	DER	RR	U,E,FK
Divide (Short Operands)	DE	SRS, RS	U, E, FK
			0, 0, 1, 11
Load (Long Operands)	LED	RS C	
Load (Short Operands)	LE	SRS, RS C	생활에 많다. 것이다.
Load (Short Operands)	LER	RR C	Sec. 1
Load Complement (Short Operands)	LECR	RR C	- 1 A . M
Load Fixed Register	LFXR	RR	
Load Floating Immediate (Short			
Operands)	TETT		
	LFLI	RR	
Load Floating Register (Short		a construct and	
Operands)	LFLR	RR	생활은 것은 같이
Mid Value Select (Short Operands)	MVS	DEC	Includes 1
Multiply (Extended Operands)	MEDR	RS C	
Multiply (Extended Operands)	MEDR	RR	U,E
Multiply (Short Operands)	MER	RS RR	U,E
Multiply (Short Operands)	MEN	SRS, RS	U,E
	MIL	SNS, NS	U,E
Store (Long Operands)	STED	RS	and the second
Store (Short Operands)	STE	SRS,RS	Sector Sector
Subtract (Long Operands)	SEDR	RR C	U,E,S
Subtract (Long Operands)	SED	RS C	U,E,S
Subtract (Short Operands)	SER	RRC	U,E,S
Subtract (Short Operands)	SE	SRS, RS, C	U,E,S
otes		and the state	$(x_1,y_2) = \frac{1}{2} $
C Condition code is set			소 안 있는 것이 같이 하는
E Exponent-overflow exception	1999 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	$\mathbf{a}_{\mathbf{r},\mathbf{t}}^{(i)} = \{\mathbf{a}_{\mathbf{r},\mathbf{t}}^{(i)}, \mathbf{a}_{\mathbf{r},\mathbf{t}}^{(i)}, \mathbf{a}_{\mathbf{r},\mathbf{t}}^{(i)}\}$	
FK Floating-point divide exception	States States of	and the second	WARD REPORT
O Overflow	h la Contration	$\ g\ _{L^{\infty}(\mathbb{R}^{d})}^{2} \leq \ g\ _{L^{\infty}(\mathbb{R}^{d})}^{2} \leq $	$[g_{ij}]_{ij} \geq g_{ij} \in [g_{ij}]_{ij} \in [g_{ij}]_{ij}$
S Significance exception			
U Exponent-underflow exception			0

8-5

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

WITHOUT WRITTEN

REPRODUCED IN ANY FAST

WICHITA

/ERSIT

LIERABIES

SNOL

SW

87-08

Box

20 42

Π

46

ESEARCH USE ONLY

MAY BE

LAW

SPEC

NICHITA

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

2X

0

ті

46

SW

87

## CONDITION CODE

The results of floating-point add, compare, subtract, convert, load, and mid-value select operations are used to set the condition code. Multiplication, division, and storing leave the code unchanged. The condition code can be used for decision-making by subsequent branch-on condition instructions.


· 如果,你是你的问题,你是你是你的问题?"

and the first of the second second

Shiri 1. Shirima waxa waxa waxa ka waxa ka waka wa 1 . waaliya

The condition code can be set to reflect the type of results for floating-point arithmetic. The states 00, 11, or 01 indicate that the result is zero, less than zero, or greater than zero. A zero result is indicated whenever the result fraction is  $z \in ro$ , including a forced zero. State 10 is never set by floating-point operations. The compare instruction indicates the relative arithmetic magnitude of the first operand (R1) and the second operand (called  $\phi 2$ ). (See Figure 8-4).

the fight of the	00	11	01:0-1-0
Add S/L	zero	<zero< td=""><td>&gt; zero</td></zero<>	> zero
Compare S/L	$(R1) = (\phi 2)$	(R1) < (\$\$2)	$(R1) > (\phi 2)$
Load S/L	zero	< zero	> zero
Subtract S/L	zero	< zero	> zero
Converts	zero	< zero	> zero
Mid Value Select	within.	above	below



#### INDICATORS

The overflow and carry indicators are not changed by floating-point instructions.

# FLOATING-POINT ARITHMETIC EXCEPTIONS

Invalid operation codes, operand designations, data, or results cause a program interruption. When the interruption occurs, the current PSW is stored as an old PSW, and a new PSW is obtained. The interruption code in the old PSW identifies the cause of the interruption. The following exceptions cause a program interruption in floatingpoint arithmetic.

Protection: Each halfword in main storage can be protected with a storage protection bit. The operation is terminated on a store violation.

Addressing: An address designates an operand location outside the available storage for the installed system. In most cases, the operation is terminated. The result data and the condition code, if affected, are unpredictable and should not be used for further computation.

Exponent Overflow: The result exponent in addition, subtraction, multiplication, or division exceeds 127 ( $16^{63}$ ), and the result fraction is not zero. The operation is terminated and a program interrupt occurs.

Exponent Underflow: The result exponent in addition, subtraction, multiplication, or division is less than zero  $(16^{-64})$ , and the result fraction is not zero. The operation is terminated, and a program interruption occurs if the exponent-underflow mask bit (PSW bit 22) is one.

The setting of the exponent-underflow mask also affects the result of the operation. When the mask bit is zero, the sign, exponent, and fraction are set to zero, thus making the result a true zero. When the mask bit is one, the fraction and exponent results are unpredictable.

Significance: The result fraction of an addition, subtraction, certain multiplies by zero or convert to floating-point is zero. A program interruption occurs if the significance mask bit (PSW bit 23) is one. The mask bit affects also the result of the operation. When the significance mask bit is a zero, the operation is completed by replacing the result with a true zero. When the significance mask bit is one, the operation is completed without further change to the characteristic of the result. In either case, the condition code is set to 00.

Floating-Point Divide: When division by a true zero is attempted, the division is suppressed. The condition code and data in registers and storage remain unchanged.

Un-normalized Inputs for Divide: When division is performed with un-normalized inputs, the un-normalized inputs interrupt will occur. The exception to this rule occurs when the divisor is un-normalized and the final quotient characteristic exceeds 127. In this case, the exponent overflow interrupt will occur in lieu of the un-normalized input interrupt.

#### ADD (LONG OPERANDS)

WICH!

10

0

SNO

FOR

RESEARCH

OND

PERPONOED IN ANY PAGE

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87

-08

Box


10

42

T

2

G



IBRARI

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

87-08

Ň

3

FF 46

#### DESCRIPTION

The second operand is added to the first operand, and the normalized sum is placed in the first operand location.

and a second second

The long 64-bit second operand is added with the contents of the even/odd floatingpoint-register pair specified by the even register R1. The normalized result is placed into even/odd floating-point register R1.

Addition of two floating-point numbers consists of a characteristic comparison and a fraction addition. The characteristics of the two operands are compared, and the fraction characteristics of the two operands are compared, and the fraction with the smaller characteristic is right-shifted; its characteristic is increased by one for each hexadecimal digit of shift, until the two characteristics agree. The fractions are then added algebraically to form an intermediate sum. If an overflow carry occurs, the intermediate sum is right-shifted one hexadecimal digit, and the characteristic is increased by one. If this increase causes a characteristic overflow, an exponent-overflow exception is signaled, and a program interruption occurs.

The long intermediate sum consists of 15 hexadecimal digits and a possible carry.

After the addition, the intermediate sum is left-shifted as necessary to form a normalized fraction; vacated low-order digit positions are filled with zeros and the characteristic is reduced by the amount of shift.

If normalization causes the characteristic to underflow, characteristic and fraction are made zero, an exponent-underflow exception exists, and a program interruption occurs if the corresponding mask bit is one. If no left shift takes place the intermediate sum is truncated to the proper fraction length.

When the intermediate sum is zero and the significance mask bit is one, a significance exception exists, and a program interruption takes place. No normalization occurs; the intermediate sum characteristic remains unchanged. When the intermediate sum is zero and the significance mask bit is zero, the program interruption for the significance exception does not occur; rather, the characteristic is made zero, yielding a true zero result. Exponent underflow does not occur for a zero fraction.

First, the least-significant part of the intermediate sum replaces the contents of floating-point register R1  $\oplus$  001. Then, the most significant part of the intermediate sum replaces the contents of floating-point register R1

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

er et al

## **RESULTING CONDITION CODE**

- 00 Result fraction is zero
- 11 Result is less than zero
- 01 Result is greater than zero

## **PROGRAM INTERRUPTIONS**

Significance

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COP PERMODUCED IN ANY FACHION, NORPLACED IN ANY PEPOSITOR

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

MS

87-08

Box

0

SN

귀

46

COLLECTIONS

ω

WICHITA


C

- Exponent Overflow
- Exponent Underflow

## PROGRAMMING NOTE

Interchanging the two operands in a floating-point addition does not affect the value of the sum.

## ADD (SHORT OPERANDS)



ECTIONS

LIBRARIES

MID IN ANY DR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

5

2

r

F 46

#### DESCRIPTION

The short second operand is added to the short first operand, and the six digit normalized sum is placed in the first operand location.

Addition of two floating-point numbers consists of a characteristic comparison and a fraction addition. The characteristics of the two operands are compared, and the fraction with the smaller characteristic is right-shifted; its characteristic is increased by one for each hexadecimal digit of shift, until the two characteristics agree. The fractions are then added algebraically to form an intermediate sum. If an overflow carry occurs, the intermediate sum is right-shifted one digit, and the characteristic is increased by one. If this increase causes a characteristic overflow, an exponent-overflow exception is signaled, and a program interruption occurs.

The short intermediate sum consists of seven hexadecimal digits and a possible carry. The low-order digit is a guard digit retained from the fraction which is shifted right. Only one guard digit participates in the fraction addition. The guard digit is zero if no shift occurs.

After the addition, the intermediate sum is left-shifted as necessary to form a normalized fraction, vacated low-order digit positions are filled with zeros and the characteristic is reduced by the amount of shift.

If normalization causes the characteristic to underflow, characteristic and fraction are made zero, an exponent-underflow exception exists, and a program interruption occurs if the corresponding mask bit is one. If no left shift takes place, the intermediate sum is truncated to the proper fraction length.

When the intermediate sum is zero and the significance mask bit is one, a significance exception exists, and a program interruption takes place. No normalization occurs; the intermediate sum characteristic remains unchanged. When the intermediate sum is zero and the significance mask bit is zero, the program interruption for the significance exception does not occur; rather, the characteristic is made zero, yielding a true zero result. Exponent underflow does not occur for a zero fraction.

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

#### **RESULTING CONDITION CODE**

- 00 Result fraction is zero
- 11 Result is less than zero
- 01 Result is greater than zero

## PROGRAM INTERRUPTIONS

Significance Exponent Overflow Exponent Underflow

## PROGRAMMING NOTE

WICHITA

THIS MATERIA

E E

111 00

10

USE O

SPECIA

COLLECTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

5

Q

뀨

46

0

Interchanging the two operands in a floating-point addition does not affect the value of the sum.

#### COMPARE (SHORT OPERANDS) Op R1 **R2** 0 1 1 0 01 1111 0 4 5 8 11 12 13 7 15 Mnemonic Format CER R1. R2 Op R1 **B2** Address Specification M 01 1 10 10 11 1 1 8 4 5 7 11 12 13 14 15 16 31 AM Displacement 16 31 1 X Displacement 16 31 AM Mnemonic Format 0 Extended: CE R1, D2 (B2) Indexed: CE [@] [#] R1, D2 (X2, B2)

#### DESCRIPTION

The first operand is compared with the second operand, and the condition code indicates the result.

Comparison is algebraic, taking into account the sign, fraction, and exponent of each number. In short-precision, the low-order halves of the floating-point registers are ignored. An equality is established by following the rules for normalized floatingpoint subtraction. When the intermediate sum, including a possible guard digit, is zero, the operands are equal. Neither operand is changed as a result of the operation.

Exponent overflow, exponent underflow, or lost significance cannot occur.

#### 6246156B

H USE

ONLY

PYRIGHT

AW

UNIVERSITY LIBRARIES

LECTIONS

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box

10

2

귀

46

#### **RESULTING CONDITION CODE**

00	Operands are equal
11	First operand is low
01	First operand is high

#### PROGRAMMING NOTE

Numbers with zero fraction compare equal even when they differ in sign or characteristic.

In comparing very small numbers (characteristic of 00 hexadecimal) which would result in an exponent underflow in a subtract instruction, the condition code will be set to 00 (equal) even though the number is visually not equal. For example, a comparision of 00100000 and 001FFFFF would yield a condition code of 00 (equal).

#### CONVERT TO FIXED-POINT

TTTTT	0 0 1 1
781	1 12 13 15
Mnemonic	Format R1, R2

#### DESCRIPTION

The second operand is normalized short 32-bit floating-point operand using the sign magnitude floating-point representation. The second operand is converted to fixed-point by an unnormalization operation in order to have its characteristic equal to a hexadecimal 44 [1000100 (2)]. Its sign bit is placed into the sign bit of general register R1. Next, bits 8 through 39 of the intermediate value are converted from sign-magnitude representation to two's complement and placed into bits 1 through 31 of general register R1.

A convert overflow occurs when a floating-point second operand is not properly converted to fixed-point. This occurs when the characteristic is larger than 44 hexadecimal 1000100 (2) or when bit 8 of the intermediate value is a 1 unless the number is negative and bits 9 through 31 are zero. The value of R1 is unchanged.

#### CONDITION CODE

00	Bits 0 throug	gh 15 of the result	in general	register R1 is zero.	
----	---------------	---------------------	------------	----------------------	--

- 11 Bits 0 through 15 of the result in general register R1 is negative
- 01 Bits 0 through 15 of the result in general register R1 is positive.

 Matrix and the state of the second s Second s Second s

## ANOMALY NOTE

A floating-point value of 41100000 is converted to a fixed-point 00010000 but gives a condition code of 00.

## INDICATORS

The overflow and carry indicators are not changed.


#### PROGRAM INTERRUPTS

Convert overflow.

## PROGRAMMING NOTE

Refer to the CONVERT TO FLOATING instruction.

## CONVERT TO FLOATING-POINT



#### DESCRIPTION

N MY REPOSITORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

8

80

IT RE COPIED OR

LIBRAR

E S

LAW

The second operand is a 32-bit two's complement number with its binary point considered to be between bits 15 and 16. It is converted to sign magnitude floating-point representation and placed into floating-point register R1.

First, the sign bit of the fixed-point number is placed into the sign bit of the intermediate result shown below. Then, bits 0 through 31 of the fixed-point number are converted from two's complement representation to the magnitude of a sign-magnitude representation, and then placed into bits 8 through 39 of the intermediate result. The characteristic in bits 1 through 7 of the intermediate result is set to 1000100 (2). Finally, the resulting intermediate number is normalized and only a short floating-point representation (bits 0 through 31) is developed and placed into the floating point register R1.

#### CONDITION CODE

00	The floating-point result is zero.	
11	The floating-point result is negative	1

01 The floating-point result is positive (>0).

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## 6246156B

ARCH

USE ONLY

MAY BE

AW

SITY LIBRARIES

CTIONS

SW

87-08

Box

10

2

2

귀


46

THAL WAY NOT BE COPIED OR

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

## PROGRAM INTERRUPT


## Significance



### PROGRAMMING NOTE

Since the significance interrupt will occur when converting a zero, the programmer may want to mask this interrupt before doing a CVFL by setting the significance mask (bit 23 of the PSW) to zero. Thus, the significance interrupt would occur only for add or subtract floating, if not masked during the execution of those instructions.

DIVIDE (EXTENDED OPERANDS)



#### DESCRIPTION

The dividend (the long first operand) is divided by the divisor (the quasi-extended second operand) and replaced by the quotient. No remainder is preserved.

The first operand is located in bits 0 through 63 of the even/odd pair of floating point registers specified by R1. The first operand is divided by the divisor. This quasi-extended divisor is limited to 31 fraction bits. This quasi-extended divisor is formed from a long floating-point operand by truncating the fraction portion of the second operand to 31 bits and then rounding into the 31st bit based upon the 32nd bit. The quasi-extended quotient replaces the dividend. This quotient replaces bits 0 through 38 of the even/odd pair of floating-point registers specified by R1. (Bits 39 through 63 are set to zero.)

A floating-point division consists of a characteristic subtraction and a fraction division. The difference between the dividend and divisor characteristics plus 64 is used as an intermediate quotient characteristic. The sign of the quotient is determined by the rules of algebra.

Postnormalizing the intermediate quotient is never necessary with both dividend and divisor being normalized, but a right-shift may be called for. The intermediate quotient characteristic is adjusted for the shifts. All dividend fraction digits participate in forming the quotient, even if the normalized dividend fraction is larger than the normalized divisor fraction. The quotient fraction is truncated to 31 bits.

A program interruption for exponent overflow occurs when the final quotient characteristic exceeds 127 and the operation is terminated. This interruption will take precedence over all other program interruptions for this instruction.

A program interruption for exponent underflow occurs if the final-quotient characteristic is less than zero. The characteristic, sign, and fraction are made zero, and the interruption occurs if the corresponding mask bit is one. Underflow is not signaled for the intermediate quotient or for the operand characteristics during prenormalization.

When division by a true zero divisor is attempted, the operation is suppressed. The dividend remains unchanged, and a program interruption for floating-point divide occurs. When the dividend is a true zero, the quotient fraction will be zero. The quotient sign and characteristic are made zero, yielding a true zero result without taking the program interruptions for exponent underflow and exponent overflow. The program interruption for significance is never taken for division.

When division is performed with un-normalized inputs, the un-normalized inputs interrupt will occur.

ICHITA

LIBRARIES

SN.

87

Box

10

ONLY

## 6246156B

ONLY

NICHIT

ITY LIBRARIES

EPRODUCEI IN ANY INSTRUM

NIGENOUS ANVERSOS OLLECTIONS

WAYNOT BE

CONDITION CODE

The code remains unchanged.

#### PROGRAM INTERRUPTIONS

Exponent Overflow Exponent Underflow Floating-Point Divide Exception Unnormalized inputs

## PROGRAMMING NOTES

Fraction division proceeds as in fullword fixed-point division with formation of a 32-bit signed quotient using a 32-bit signed divisor and a 64-bit signed dividend. The magnitude of the dividend fraction is adjusted to ensure that the magnitude of the divisor exceeds the magnitude of the dividend. The quotient is converted to a normal extended precision floating point operand with low-order fraction bits set to zero.

Rounding of the quasi-extended divisor means adding the 32nd bit in the fraction part of the floating-point operand to the 31st bit and propagating all possible carries.

There are several cases when the quotient fraction may exceed 31 bits. These situations occur with specific data patterns. The quotient will be correct but the loworder fraction bits (39-63) will not be set to zero as stated in paragraph two of the description.

## HARDWARE ANOMALY

1.

Due to an anomaly in the microcode implementation of this instruction whereby internal status bit 21 is not cleared when there is a zero dividend, the programmer must take steps to correct or avoid that condition. Usually, the best way to do this is to test the dividend before executing the Divide and if it is zero, do not perform the Divide. Thus, status bit 21 will never be left set equal to one. Another alternative would be to calculate the reciprocal of the divisor, then multiply by the reciprocal instead of dividing.


Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SN 87-08 Š 3 2 П 46

- The extended form of the floating point divide (DED, DEDR) does not always 2. produce a quotient which is accurate to 31 bits. The operands which would produce an incorrect result cannot be precisely defined; however, the following observations can be made:
  - If the divisor's fraction is less than hexadecimal . 8000 0000, then the a. quotient will be correct.
  - If the divisor's fraction is greater than or equal to . 8000 0000, then b. there exists a possibility of an inaccurate quotient.
  - The value of the dividend does not affect the accuracy of the result. c.
  - The inaccuracy can occur as early as bit 25 in the fraction (origin 0) d. and may be in any of the last seven bits, 25-31.


The short precision divide (DE, DER) does not have this problem. e.

For those situations where accuracy to the full 31 bit precision is required, it is recommended that reciprocals of constants be stored and the extended form of the floating point multiply be used instead of the divide. For those conditions where the divisor is a variable, it will be necessary to use a workaround to preserve the accuracy.

The divide instruction interrupt hierarchy for both long and short operands 3. is given in the diagram below:



## DIVIDE (SHORT OPERANDS)





5년, 전 영

a second a second second second second

an di Barana (ga

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SW 8 80-7 ω 0X Ö П

WITHOUT WRITTEN PERMS WICHITA

n n n n

RE

STAT

UNIVET COLL

LIBRARIES

ECTIONS

ID ID

ESEARCI MATEHI

USE

MAY B

PETROCUDED IN MAY FASHION, NOR PLACED IN ANY REPORT

T S

MA

PYRIGHT

LAW

MAY

WITHOUT WRITT

REHOUCEUN

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

87-08

Box

3

Π


S

WICHITA

LIBRAR

ES

SPECI



#### DESCRIPTION

The dividend (the short first operand) is divided by the divisor (the short second operand) and replaced by the quotient. No remainder is preserved.

1. 1. 1. 1. 1.

A floating-point division consists of a characteristic subtraction and a fraction division. The difference between the dividend and divisor characteristics plus 64 is used as an intermediate quotient characteristic. The sign of the quotient is determined by the rules of algebra.

Postnormalizing the intermediate quotient is never necessary when both operands are normalized, but a right-shift may be called for. The intermediate-quotient characteristic is adjusted for the shifts. All dividend fraction digits participate in forming the quotient, even if the normalized dividend fraction is larger than the normalized divisor fraction. The quotient fraction is truncated to 24 bits.

A program interruption for exponent overflow occurs when the final-quotient characteristic exceeds 127. The operation is terminated. This interruption will take precedence over all other program interruptions for this instruction.

A program interruption for exponent underflow occurs if the final-quotient characteristic is less than zero. The characteristic, sign, and fraction are made zero, and the interruption occurs if the corresponding mask bit is one. Underflow is not signaled for the intermediate quotient or for the operand characteristics during prenormalization.

When division by a true zero divisor is attempted, the operation is suppressed. The dividend remains unchanged, and a program interruption for floating-point divide exception occurs. When the dividend is a true zero, the quotient fraction will be zero. The quotient sign and characteristic are made zero, yielding a true zero result without taking the program interruptions for exponent underflow and exponent overflow. The program interruption for significance is never taken for division.

8-18

When division is performed with un-normalized inputs, the un-normalized inputs interrupt will occur.

## CONDITION CODE

WICHIT

BRA

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

00

Box

0


AW

The code remains unchanged.

## PROGRAM INTERRUPTS

Exponent Overflow Exponent Underflow Floating-Point Divide Exception Un-normalized Inputs

## LOAD (LONG OPERANDS)



#### DESCRIPTION

The long second operand is placed in the long first operand register. The second operand is not changed.

First, bits 32 through 63 of the doubleword main storage operand are loaded into floating-point register  $R1 \oplus 001$ . Then, bits 0 through 31 of the doubleword main storage operand are loaded into floating-point register R1. Exponent overflow, exponent underflow, or lost significance cannot occur.

#### CONDITION CODE

- 00 The second operand is a true zero
- 11 The second operand is negative
- 01 The second operand is positive (>0)

THIS MATERIAL MAY BE

. BY COPYRIGHT LAW

WITHOUT WRITTEN PERMISSI

PEPHODUCED IN ANY FASHION, NOR P. ADD IN ANY HER XETCHY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

WICHITA STATE UNIV

TITLE

C

COPY

SPECIAL

COLLECTIONS

SW

87-08

Box 10 42

П

PH 76

ERSITY LIBRARIES

## LOAD (SHORT OPERANDS)

Op R1 **R2** 01 1 1 1 1 1 1 11 0 4 5 8 11 12 13 15 Mnemonic LER Format R1,R2 Op R1 Disp* B2 Displacements of the form. 0111111 1 111XXX are not valid. 4 5 7 8 13 14 15 Mnemonic Format LE R1,D2(B2) A Op **R1** B2 Address Specification M 0 1 1 1 1 1 11 0 4 5 7 8 11 12 13 14 15 16 Format AM Mnemonic Disp Extended: LE R1,D2(B2) Indexed: LE [@] [#] 1 R1,D2(X2,B2) Disp X L A

di vitaliti


## DESCRIPTION

The second operand is placed in floating-point register R1. The second operand is not changed. The overflow, underflow, and carry indicators are not changed by this instruction.

## **RESULTING CONDITION CODE**

- 00 The second operand is a true zero
- 11 The second operand is negative
- 01 The second operand is positive (>0)

## LOAD COMPLEMENT (SHORT OPERANDS)



#### DESCRIPTION

The arithmetic complement of the fullword second operand replaces the contents of floating-point register R1. The sign bit of the second operand is inverted, while the characteristic, the fraction, and register R1  $\oplus$  001, are not changed. Indicators are unchanged by this instruction.


## RESULTING CONDITION CODE

- 00 The result is a true zero
- 11 The result is negative
- 01 The result is positive (>0)

## PROGRAMMING NOTE

If this instruction is used to load a true zero, the condition code is set to 11 indicating a negative result and the result will equal hexadecimal 80000000. To avoid this condition, a test for zero operand should be made prior to the LECR and if the operand is zero, branch around the LECR.

## LOAD FIXED REGISTER



## DESCRIPTION

The fullword contents of the floating-point register specified by R2 is loaded into the general register specified by R1.


## RESULTING CONDITION CODE

The code is not changed by this instruction.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

### LOAD FLOATING IMMEDIATE



DESCRIPTION

A floating-point immediate value is loaded into the floating-point register specified by R1.

NICHITA

STA

BRARIES

MS

87-08

ω Š.

П

SPECI

THOUT WRITT

UNIVERS!

TY LIBRARIES

OPYRIGHT

LAW

ONLY

西本などのビンショーマ

IN WHICH DE COPIE

MS

87-08

Box

204

r

귀

46

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

				3.5		20 m -						
13.,	The immediate values 14., and 15.	are 0., 1.	, 2.,	3.,	4.,	5.,	6.,	7., 8.,	<b>9</b> .,	10., 11.	, 12.,	
											all and a second	

mer . At . . . .

OPX (bits 12, 13, 14, 15)	Immediate Values
(hex)	(hex)
0	
i i i i i i i i i i i i i i i i i i i	4100 0000
	4110 0000
3	4120 0000
and the second state of the second	4130 0000
· 4	4140 0000
	4150 0000
6	4160 0000
7	4170 0000
8	4180 0000
9	4190 0000
Α	41A0 0000
В	41B0 0000
С	그는 그는 그 것 같은 것 같은 것 같은 것 같은 것 같이 많이 많이 많이 많이 많이 많이 많이 많이 없다.
D	41C0 0000 .
E	41D0 0000
F	41E0 0000
그는 것 같아. 이렇게 가지 않는 것이 같아.	41F0 0000

RESULTING CONDITION CODE

The code is not changed by this instruction.


## INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

The result of a LFLZ with zero immediate value does not produce a true zero result.

# LOAD FLOATING REGISTER



DESCRIPTION

The fullword contents of the general register specified by R2 are loaded into the floating-point register specified by R1.

## **RESULTING CONDITION CODE**

The code is not changed by this instruction.

#### INDICATORS

ROLLIN ANTHE

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

₹N

87-b8

Box

0

1

F J


0

ONL

LAW

# The overflow and carry indicators are not changed by this instruction.

# MID-VALUE SELECT (SHORT OPERANDS)



#### DESCRIPTION .

The floating point registers specified by R1 and R1  $\oplus$  001 each contain a short (8/24) floating point operand. The third short floating point operand is located the main storage effective address. The three operands are compared, and the mid-value operand is selected such that it is less than or equal to the maximum value operand. This mid-value operand is then placed in the floating point register specified by R1. Both the main storage operand and the contents of Register R1  $\oplus$  001 are not changed.

## RESULTING CONDITION CODE

The condition code is set as a result of executing this instruction, but its value is, in general, meaningless when this instruction is used for mid-value selection. However, see the Programming Note for condition code settings when used as a limiter.

## INDICATORS

The overflow and carry indicators are not changed by this instruction.

WITHOUT WRIT

THOUGH NAVES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

WICHITA

.IBRARI

SW

87-08

Box

30

2

q.

귀

L

5

AW

SPEC

## PROGRAMMING NOTES

This instruction can also be used as a limiter. The upper limit must be placed in R1  $\oplus$  001; the lower limit must be placed in the main store location. The input value to be tested must be placed in R1. The condition code will reflect the result of the instruction and, if the input value is outside the limit values, the appropriate limit value will be placed in R1.


When this instruction is used as a limiter, the condition code will be set as follows:

1.16.9.9

	Construction of the second state of the second state of the	Concernance, All Constitution, Margin & Color of Control March 2010 (2010) and 2010 (2010) and 2010 (2010) (2010)
00	Within Limits:	Lower Limit (Main Storage Operand) $\leq$ Operand
	~ 집 가지 않는 것이 같아요.	(Initial Contents of Register R1) $\leq$ Upper Limit
	المجلم وأبراق إليها كوأت والتراك	(Contents of Register R1 $\oplus$ 001)
01	Above Upper Limit:	Initial R1 Operand > Upper Limit (R1 + 001)
11	Below Lower Limit:	Initial R1 Operand < Lower Limit (Main Storage
		Operand)


As with all floating-point operations, normalized floating-point numbers are required prior to execution. Also, the programmer is responsible to insure that the upper limit is not equal to or less than the lower limit. If these conditions are inadvertently setup, the result is predictable in that the instruction will perform a mid-value select.

MULTIPLY (EXTENDED OPERANDS)



Mnemonic Format

MEDR R1, R2



#### DESCRIPTION

MAY BE SE

ONLY

RIGHT

LAW

020

LIBRAPIES

MS

87-08

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

The normalized product of multiplier (a quasi-extended second operand)' and multiplicand (a quasi-extended first operand) replaces the multiplicand.

The first operand is located in bits 0 through 38 of the even/odd pair of floatingpoint register specified by the even register R1. This operand is multiplied by the second operand. For the RR format, the second operand is located in bits 0 through 38 of the even/odd pair of floating-point registers specified by R2. (Bits 39 through 63 do not participate except during rounding. See Programming Notes.) For the RS format, the second operand is located in bits 0 through 38 of the main storage extended operand. The extended product replaces bits 0 through 63 of the even/odd pair of floating-point registers specified by R1 and R1  $\oplus$  001.

The multiplication of two floating-point numbers consists of a characteristic addition and a fraction multiplication. (Participation of multiplicand and multiplier fraction bits is limited to 31 bits, except as used for rounding. See Programming Notes. Fraction multiplication proceeds as in fixed point full word multiplication, but produces only a 62-bit fraction product.) The sum of the characteristic less 64 is used as the characteristic of an intermediate product.

The sign of the product is determined by the rules of algebra.

The product fraction is normalized by post-normalizing the 62-bit intermediate product, if necessary, then truncating the product to 56 bits. The intermediate product characteristic is reduced by the number of left-shifts.

Exponent overflow occurs if the final product characteristic exceeds 127. The operation is terminated, and a program interruption occurs. The overflow exception does not occur for an intermediate product characteristic exceeding 127 when the final characteristic is brought within range because of normalization.

Exponent underflow occurs if the final product characteristic is less than zero. If the floating-point exponent underflow mask is a one, a program interruption occurs. If the mask bit is zero, the result is made a true zero.

When all digits of the intermediate product fraction are zero, the product sign and characteristic are made zero, yielding a true zero result. No interruption for exponent underflow or exponent overflow can occur when the result fraction is zero. The program interruption for lost significance is never taken for multiplication.

CONDITION CODE

The code remains unchanged.

PROGRAM INTERRUPTION

Exponent Overflow Exponent Underflow (occurs prior to zero operand test)

NIVERSITY LIBRARIES OLLECTIONS

OPYRIGHT USE

LAW

MAY BL ONLY

NOR PLACED IN ANY PEROSTOPIC

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

2

T L 5

F-VAYNOT 開

## PROGRAMMING NOTES

When either the multiplicand or multiplier is a true zero, the result is normally forced to a true zero without requiring the hardware to enter the longer multiply-algorithm.

Rounding of both the multiplicand and multiplier occurs prior to entering the actual multiply algorithm. The quasi-extended operands are formed from a long floating-point operand by truncating the fraction portion to 31 bits and then rounding into the 31st bit based upon the 32nd bit. (Rounding means adding the 32nd bit to the 31st bit and propagating all possible carries.) Note that exponent overflow will be caused by rounding a floating point number like 7FFFFFFFFFF000000.

Op R1 R2 0 1 | 1 | 0 0 1111 0 0 0 5 8 12 13 11 15 Mnemonic Format R1,R2 MER Op R1 Disp **B2** Displacements of the form 1 1 1 0 0 111XXX are not valid. 0 n 4 5 7 8 13 14 15 Mnemonic Format ME R1,D2(B2) Op AM **R1 B2** Address Specification 11 01 0 1 5 8 7 11 12 13 14 15 16 1 AM Mnemonic Format Extended: 0 Disp ME R1, D2, (B2) ME [@] [#] Indexed: 1 R1,D2(X2,B2) х Disp 1

# MULTIPLY (SHORT OPERANDS)

## DESCRIPTION

The normalized product of multiplier (the short second operand) and multiplicand (the short first operand) replaces the multiplicand.

The multiplication of two floating-point numbers consists of a characteristic addition and a fraction multiplication. The sum of the characteristics less 64 is used as the characteristic of an intermediate product. The sign of the product is determined by the rules of algebra.

The product fraction is normalized by postnormalizing the intermediate product, if necessary. The intermediate product characteristic is reduced by the number of left-shifts. For short operands (six-digit fractions), the product fraction has the full 14 digits of the long format with the two low-order fraction digits accordingly always zero.

Exponent overflow occurs if the final product characteristic exceeds 127. The operation is terminated, and a program interruption occurs. The overflow exception does not occur for an intermediate product characteristic exceeding 127 when the final characteristic is brought within range because of normalization.

Exponent underflow occurs if the final product characteristic is less than zero. If the floating-point exponent underflow mask is a one, a program interrupt occurs. If the mask bit is zero, the result is made a true zero.

When all 14 digits of the intermediate product fraction are zero, the product sign and characteristic are made zero, yielding a true zero result. No interruption for exponent underflow or exponent overflow can occur when the result fraction is zero. The program interruption for lost significance is never taken for multiplication.

The least significant part of the product fraction replaces the contents of floatingpoint register R1  $\oplus$  001. Then, the most significant part of the intermediate product fraction replaces the contents of floating-point register R1.

이번에 영국에는 국가에는 것이다.

CONDITION CODE

WICHITA

IN NY NEISON OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

0

П

Π

ROOPED OR

Y LIBRARI

OPYRIGHT

LAW

MAY

ONLY

The code remains unchanged.

PROGRAM INTERRUPTIONS

Exponent Overflow Exponent Underflow (occurs prior to zero operand tests)

## PROGRAMMING NOTES

Interchanging the two operands in a floating-point multiplication does not affect the value of the product.

When either the multiplicand or multiplier is a true zero, the result is normally forced to a true zero without requiring the hardware to enter the longer multiply algorithm. When multiplying a true zero by another true zero or a true zero by any number with a characteristic less than 64 (hexadecimal 40), the exponent underflow interrupt will occur (if not masked) and the product is not computed. Masking the interrupt will generate a true zero product.

Notice that the MULTIPLY (short) instruction uses two registers for its result if R1 was even. This allows the programmer to use the additional precision without going to the extended form of the MULTIPLY.

RESEARCH USE

ONI

MAY BE

AW

WICHITA


VTISITY

LIBRARIES

TICNS

SPEC

ALL WALLEN NERVESSIC



#### DESCRIPTION

The long second operand is subtracted from the long first operand, and the normalized difference is placed in the first operand location.

The long 64-bit second operand is subtracted from the contents of floating-point register pair specified by the even register R1 and R1 $\oplus$ 001. The normalized result is placed into floating-point registers R1 and R1 $\oplus$ 001.

The SUBTRACT (long operand) is similar to ADD (long operand), except that the sign of the second operand is inverted before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

**RESULTING CONDITION CODE** 


00	Result	fraction	is	zero	

- 11 Result is less than zero
- 01 Result is greater than zero

## **PROGRAM INTERRUPTIONS**


Significance Exponent Overflow Exponent Underflow

MS 87-08 Box 10 FF 46 Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives



Wichita State University Libraries, Special Collections and University Archives

36



The short second operand is subtracted from the short first operand, and the normalized difference is placed in the first operand location.

The SUBTRACT (short operands) is similar to ADD (short operands), except that the sign of the second operand is inverted before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

## RESULTING CONDITION CODE

00	Result fraction is zero
11	Result is less than zero
01	Result is greater than zone

#### **PROGRAM INTERRUPTIONS**

Significance Exponent Overflow Exponent Underflow

# PROGRAMMING NOTE

The technique used to clear a register by subtracting a floating-point register from itself will work even though unnormalized numbers are used in the subtract operation. The reason this works is that the characteristics are compared and found to be equal. Thus, no shifting takes place, the fractions are subtracted, and the result will be a true zero provided that the significance mask bit is zero.

WITHOUT WRITTEN FREEH

SPECIAL

UNIVERSITY

COLLECTIONS

LIBRARIES

MS

87-08

PEPROX.CED IN ANY FASHON, NOR R. ACED IN ANY REPORTSHY

COPIED OF


WICHITA STATE

COPY PROV

PROTECTED BY COPYRIG (THTLE 17 U.S. COD)

DPYRIGHT LAW

FOR RESEARCH USE ONLY



## DESCRIPTION

The long first operand is stored at the long second operand location. The first operand is not changed.

The first operand is located in the even/odd pair of floating-point registers specified by the even register R1. First, bits 0 through 31 of floating-point register R1+1 are stored into the second fullword of the doubleword storage area starting with the second operand fullword address. Bits 0 through 31 of floating-point register R1 are stored in the fullword specified by the second operand fullword address.

W. Cond Car

without the first of the

 $\{g_{i}^{(i)}, \dots, g_{i}^{(i)}\} = \{g_{i}^{(i)}, \dots, g_{i}^{(i)}\} \}$ 

8-30

W. C. Stand Startes Ash

 $\sigma_{2} \in \{1, 2\} \subset \{2, 1\} \subset \mathbb{R}$ 

## CONDITION CODE

The code remains unchanged.

2

귀

# STORE (SHORT OPERANDS)

WITHOUT WRITTEN PERMISSI

REPHODUCED IN ANY FASHION, NORP

LINAW BUOM TORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

3

Sel

FF 46

WICHIT

SPECIAL COL

EASTY LIBRARIES


TIONS

COPY

OTECTED BY

LAW

THIS MATERIAL MAY BE



## DESCRIPTION

The contents of floating-point register R1 is stored at the second operand location. The contents of R1 is not changed. The overflow and carry indicators are not changed by this instruction.

RESULTING CONDITION CODE

The code is not changed.

8-31/8-32

SPECIAL OPERATIONS

This section describes the special instructions. These instructions make possible the use of efficient pseudo subroutines, permit the specification of storage protection, perform status switching, and control I/O.

DETECT

ARC

BRARIES

SN

87-08

Box


1

R

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

LAW



#### DESCRIPTION


The B2 field uniquely selects one of four special microprogram routines, The selected micro-routine is executed. These routines are used to perform built-in diagnostic functions to verify the proper functioning of the CPU hardware.

Since the instruction is not intended for normal program usage, DETECT has no mnemonic. This is a privileged operation and can only be executed when the CPU is in the Supervisor state.

PROGRAM INTERRUPTION

Privileged operation

## INSERT STORAGE PROTECT BITS



ISPB [@] [#] M1,D2(X2,B2)

					Dis	5				<u> </u>		
11	4	-	H	1	L	1	1	L	1	1	1	1
×	1	ï					Dis	sp			< 1 	
11	A		11	1	1	1	1	1	1	1	Ŧ	1

ANICH11

TIONS

NANY REPOSITORY

COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

1

R

FF 4

N

TY LIBRARIES

ONLY

LAW

## DESCRIPTION

Bits 5 through 7, the M1 field, are decoded to set or reset the protection bit associated with each halfword in main-storage as specified by the EA. The contents of the specified location, however, are not changed.

The following defines the combinations of the M1 field and the corresponding result:

000Reset the storage protection bit for the halfword second operand.001Reset the storage protection bits for both halfwords in the fullword second operand.010Set the storage protection bit for the halfword second operand.011Set the storage protection bits for both halfwords in the fullword second operand.011Set the storage protection bits for both halfwords in the fullword second operand.100Illegal101Illegal110Illegal111Illegal	M1 Field	. <u>Result</u>
fullword second operand.         010       Set the storage protection bit for the halfword second operand.         011       Set the storage protection bits for both halfwords in the fullword second operand.         100       Illegal         101       Illegal         110       Illegal	000	그 집에 가지 않는 것, 지수가 있는 것이 같은 것이 집에서 가슴을 가지 않는 것이다. 집에 다른 것이다. 것이다. 이번 것이다. 정말 가슴 가슴 것을 가슴 것 같아요. 가슴 것이 많이 많이 많이 나는 것이다. 것
011       Set the storage protection bits for both halfwords in the fullword second operand.         100       Illegal         101       Illegal         110       Illegal	001	Reset the storage protection bits for both halfwords in the fullword second operand.
fullword second operand. 100 Illegal 101 Illegal 110 Illegal	010	
100 megal 101 filegal 110 filegal	011	fullword second operand.
101 Illegal 110 Illegal	100	Illegal
initial initial sector and a sector sector initial sector sector initial sector sector initial sector sector initial sector se	101	Illegal
	110	
	111	

This is a privileged operation and can only be executed when the CPU is in the supervisor state.

## **RESULTING CONDITION CODE**

The code is not changed by this instruction.

## INDICATORS

The carry and overflow indicators are not changed by this instruction.

## **PROGRAM INTERRUPTIONS**

**Illegal** operation


### **PROGRAMMING NOTES**

The low-order bit in the EA is used to specify the halfword when M1 is 000 or 010 When M1 is 001 or 011, the low-order bit of the EA should be 0 and will be ignored.

This instruction will always have halfword alignment and will be excluded from automatic index alignment.

The illegal M1 field patterns (100, 101, 110, and 111) leave the storage protect override bit set on which means that storage protected locations can be written into without getting a store protect violation. The condition will occur until the next valid ISPB is executed.

#### LOAD PROGRAM STATUS



## DESCRIPTION

Two fullwords starting at the location designated by the fullword operand address replace the contents of the program status registers on the CPU, as described under Program Status word. (Section 2, Figure 2-19).

RESULTING CONDITION CODE

The code is set or defined by the new PSW.

## **INDICATORS**

The carry and overflow indicators are set or defined by the new PSW.

## PROGRAMMING NOTE

This is a privileged operation and can only be executed when the CPU is in the supervisor state. This instruction will always have halfword index alignment and will be excluded from automatic index alignment.

PSW bits 40 through 43 are not changed by the load operation.

## PROGRAM INTERRUPT

If PSW bits 19 and 20 are both set, a fixed-point overflow will occur.

SN

ω


6246156B

RESEARCH

WICH

LIBRARIES

## MOVE HALFWORD OPERANDS



## DESCRIPTION

Bits 0 through 15 of the general register specified by R1 contain the destination address. (This is analogous to the RR Format Branch Instructions except when bit 0 of general register R1 is a one; in that case the DSR in the current PSW is used.) Bits 16 through 31 of R1 contain a count of halfwords to be moved which must be greater than zero. Since its representation uses a signed 2's complement integer format, bit 16 (the sign bit) should be zero. A negative count (bit 16 equals 1) indicates no data will be moved.

114-5-8-2.1

The content of the general register specified by R2 is as follows:

Source Address	Reserved	Ignored	DSR
	0 0 0 0 0		0 1 1
0 1 15	16	27	28 31

When bit 0 in R2 is zero, the source address uses an implied DSR of all zeros. When bit 0 in R2 is one, the source address uses the DSR contained in bits 28-31.

Data (a block of contiguous halfwords) is moved a halfword at a time from a source whose address is determined by concentrating the value of the DSR in R2 with the Source Address in R2 and adding to it the value of the count in bits 16 through 31 of R1 which is decremented by one for each halfword moved. The data is moved to the destination whose address is determined by adding to the operand address (Bits 0 through 15 of R1) the current value of the count. The move is completed when the count becomes zero. See Figure 9-1.

## **RESULTING CONDITION CODE**

The code is not changed.

INDICATORS


The overflow and carry indicators are not changed.

#### PROGRAMMING NOTES

As in all instructions, main store addresses (for source and destination) must not be expected to cross 32K sector boundaries, because this instruction will not modify the DSR's. If this is ever attempted, the result is quite predictable in that operands will be used from the first 32K main storage locations.

9-4

MS 87-08 Box  $\mathcal{H}_{\mathcal{Q}}$  FF  $\mathcal{H}_{\mathcal{P}}$ Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives



# Figure 9-1. Move Halfword Execution

Because the MOVE HALFWORD instruction can execute for a long time, it has been designed to be interruptible. The following interrupts are typical of those interrupts which may break into the sequence of moves before the instruction is finished:

- 1. Initial power off signal (POI) from power supply.
- 2. Counter 1 or 2 interrupts.

When MOVE HALFWORD ends prematurely due to any of the above pending interrupts, the instruction counter will be decremented such that when the interrupt is taken the old PSW contains the instruction address of the move instruction. Also, when this instruction is interrupted, the count in R1 is modified to reflect the number of halfwords remaining to be moved. This will allow returning to the move instruction so that it can continue to be executed from where it was interrupted.

The programmer is encouraged to have both source and destination address loworder bits set the same. This will enable the instruction to accelerate execution by using fullword transfers for the majority of the move.

## HARDWARE ANOMALY

ARCH

LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

Box

F

P

MS , 87-08

External 1 interrupt "Old PSW" can be invalid when any of the following interrupts occur:

1. I/O Interface Address Parity

ONLY

W/HEROSTORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

1

R

Π


ICT RE COMED OR

LIBRARIES

2. DMA Data Parity

3. PCI Data Parity

SET PROGRAM MASK



## DESCRIPTION

The contents of bits 16 through 23 of general register R2 replace the corresponding contents of the current program status registers on the CPU as follows:

Bits 16 and 17 become the new condition code.

Bit 18 becomes the new carry indicator.

Bit 19 becomes the new overflow indicator.

Bit 20 becomes the fixed-point overflow mask.

Bit 21 (reserved)

Bit 22 becomes the floating-point exponent underflow mask.

Bit 23 becomes the significance mask

## **RESULTING CONDITION CODE**

The code is changed as defined above.

#### INDICATORS

The carry, overflow, underflow, and significance indicators are changed as defined above.


## PROGRAM INTERRUPT

If both bits 19 and 20 are set, the fixed-point overflow interrupt will occur.

#### PROGRAMMING NOTE

Bits 5 through 7 are not used by this instruction. It is recommended that these bits be set to zero.

#### SET SYSTEM MASK



## DESCRIPTION

The halfword second operand replaces bits 32 to 47 of the PSW. This is a privileged operation and can only be executed when the CPU is in the supervisor state.

# RESULTING CONDITION CODE

The code is not changed by this instruction.

#### INDICATORS

The carry and overflow indicators are not changed by this instruction.

#### PROGRAMMING NOTE

Bits 5 through 7 are not used by this instruction. It is recommended that these bits be set to zero.

## STACK CALL

LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW


87-08

Box

2


1

LAW



#### DESCRIPTION

This instruction for calling subroutines automatically controls saving bits 0 through 31 of the current PSW, the 8 general registers and programmer's temporary work space in main storage. When the Stack Call (SCAL) instruction is to be used, or the corresponding Stack Return (SRET), general register R1 must contain a Stack Status Descriptor word (SSD), as follows:



ARCH

COST

ONLY

LAW

WICHITA

SNOL

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SN

87-08

Box

1

Ri

뀨

LIBRARIES

First a branch address is computed. A save area address on the stack is computed from values in the SSD in R1 as:

and the state broken hours had at the

an period and a second second state was for the Press of the

SA = PTR + INC

(This save area address must be an even boundary halfword address.) Then the first two halfwords of the current PSW, and eight GPRs are automatically stored in the 18 halfwords beginning at location SA.

The SSD in R1 is now updated, as:

PTR = SA;

INC = 18.

Finally, the next instruction is taken from the branch address. This is essentially a BAL instruction which provides an automatic call stack function.

#### PROGRAMMING NOTE

PTR is a normal 16-bit address which is the location of a particular place in the stack. (The stack utilizes a variable-length portion of contiguous storage.) INC represents the number of halfwords which have currently been used in the stack beyond PTR. Since its representation uses a signed 2's complement integer format, its sign bit should be zero. See Figure 9-2.






Figure 9-2. Current STACK Status - Prior to SCAL

"When SCAL is executed, the new stack save address is calculated from PTR + INC, (SA), and then the current PSW and eight general registers are automatically saved in the new stack save area pointed to by SA, so that the stack now appears as in Figure 9-3. Then the PTR in R1 is updated to the value in SA and INC set at 18.





9-8

2.53

The programmer is free to use additional space in the stack, by simply using R1 as a base, and an offset which is greater than 18 (to avoid destroying the saved GPR contents). However, this additional information will be lost if he issues another SCAL without specifically adjusting INC in R1 to include this new space.

When SRET is executed, the first 2 halfwords of the PSW and the eight GPRs are automatically loaded from the save area at location PTR (in R1). Note that this restores R1 to contain the SSD it had just prior to the last SCAL, which means that the stack is automatically restored to the state of Figure 9-2.

Refer to STACK RETURN.

## HARDWARE ANOMALY


External 1 interrupt "Old PSW" can be invalid when any of the following interrupts occur:

- 1. I/O Interface Address Parity
- 2. DMA Data Parity
- 3. PCI Data Parity

#### PROGRAM INTERRUPTION

Specification Protection

STACK RETURN



#### DESCRIPTION

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

NS

187-08

Box

Q

J

When SCAL is used to call a subroutine, the complementary branch instruction SRET is used to leave the calling subroutine and return to the conditions prior to the last SCAL. This is a conditional branch instruction in the RR format which provides the first two halfwords of the PSW and restores the registers (GPR's) to the same state as existed at the time of the SCAL.

The instruction execution first matches the M1 field against the condition code to determine if the branch should be taken. If the branch should not be taken, the instruction terminates at this point. The remaining description applies when the branch should occur.

The stack pointer address, PTR, is located in bits 0 through 15 of the general register specified by R2. (This address must be an even boundary halfword address.) The first two halfwords of the stack are moved into the active PSW. Next, all eight general purpose registers are loaded from the current stack save beginning at location PTR +2 as specified in R2. Finally, instruction execution continues from the address indicated by the active PSW.

CH

WICHITA

LIBRAR

m

#### CONDITION CODE

The value in the corresponding field is loaded from the stack.

#### INDICATORS

The value in the corresponding field is loaded from the stack.

#### PROGRAMMING NOTES

The following notes are intended to amplify and clarify the use of the stack and extended call facility.

ware in which the ends

erstelligen auf ander the

Since the stack is located in main store, any area of the stack can be accessed by standard addressing techniques (i.e., using R1 as a base).

While the primary purpose of the stack is automatic register saving and restoring, it also provides automatic allocation and de-allocation of temporary work space, a function often required for efficient use of storage, and for use of reentrant programs. Note that the INC value in the SSD does not have to be modified to use this work space; simply addressing relative to the base in R1 allows this. The INC value only needs to be adjusted if the information in the stack space needs to be preserved during a subsequent SCAL.

The total stack space (i.e., the space taken up by the total stack at any given time) is variable. It grows and shrinks as a function of the depth of the call tree and the amount of workspace used by the various programs. However, in the overall data structure of the total application, there must inevitably be a fixed limit on the amount of main store which can be allocated to the stack. Such limit would presumably be based on either statistics of usage plus a safety factor, or else on a detailed analysis of the usage of all possible call chains. In both cases (the latter as an error detection mechanism) it is important to have some mechanism to stop the call chain if through some peculiar circumstances the stack should exceed its allocated space. Unfortunately, there does not appear to be any fool-proof scheme. However, most such situations would be caught by appending a few words at the end of the allocated space which have the store protect bit.on. Any attempt to store into the stack beyond its limit would result in a protection violation and interrupt.

Since the PSW and the eight general purpose registers are automatically restored on SRET, it is not possible to return results directly to the calling program in the registers. Rather, the value to be returned in a register must be stored into the appropriate slot in the general purpose register save area in the stack. Then, when the registers are restored, the calling program will, in fact, find the value in the register. At the same time, additional values can be returned to the calling program in the work space in the stack, since the calling program can access that space by addressing relative to the base in R1 (SCAL). (There must, of course, be an agreedupon convention as to the specific locations in the work space.) Note — the floating-point registers are not affected by SCAL and SRET so variables can be passed in these registers.

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box

1

R

## HARDWARE ANOMALY

External 1 interrupt "Old PSW" can be invalid when any of the following interrupts occur:

- 1. DMA Store Protect
- 2. DMA Address Specification
- 3. I/O Interface Address Parity
- 4. DMA Data Parity
- 5. PCI Data Parity

#### SUPERVISOR CALL

SNO

BRAR

SW

87-08

Box

2


2

-11

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

IANYREPOSITOR



#### DESCRIPTION

This instruction causes an interruption and a program status word switch. As a result of this instruction, the interrupt code for the stored program status is equal to the 16-bit effective address. This is the only way to enter the supervisor state from the program state.

## RESULTING CONDITION CODE

The condition code in the stored PSW is not changed by this instruction.

#### INDICATORS

The overflow and carry indicators in the stored PSW are not changed by this instruction.

### PROGRAMMING NOTE

The new PSW sets or defines the condition code, overflow indicator, and carry indicator as well as all other bits in the new PSW.

9-11

SEARCH USE

ONLY

LAW

CTIONS

NAVER OF TORY

OT N COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08


Box

1

نع

П

TY LIBRARIES



#### DESCRIPTION

Bits in the halfword second operand are tested to set the condition code, and the second operand is set to all ones. No other access to this location is permitted between the fetch and the storing of all ones.

#### **RESULTING CONDITION CODE**

00	The bits are all zeros
11	The bits are mixed with zeros and ones
01	The bits are all ones.

#### INDICATORS

The carry and overflow indicators are not changed by this instruction.

### PROGRAMMING NOTES


TS can be used for the controlling and sharing of a common storage area by more than one program. To accomplish this, a halfword can be designated as control. The desired interlock can be achieved by establishing a program convention in which a zero halfword indicates that the common area is available, but a one means that the area is being used. Each using program then must examine this halfword by means of a Test and Set before making access to the common area. If the test sets the condition code to 00, the area is available for use; if it sets the condition code either 01 or to 11, the area cannot be used. Because Test and Set permits no access to the test halfword between the moment of fetching (for testing) and the moment of storing all ones (setting),

9-12

the possibility is eliminated of a second program testing the halfword before the first program is able to reset it. Selective bits can be tested by using the TEST AND SET BITS instruction.

Bits 5 through 7 are not used by this instruction. It is recommended that these bits be set to zero.

#### TEST AND SET BITS



#### DESCRIPTION

Bits 16 through 31 of this instruction are treated as halfword immediate data. The immediate data is logically tested with the halfword second operand. The logical sum (OR) of the immediate data and the halfword second operand is formed bit-by-bit. The result replaces the halfword second operand. No other access to this location is permitted between the fetching of the operand and the storing of the result.

## RESULTING CONDITION CODE

00	Either the bits selected by the immediate data are zeros or the
11	immediate data is all zeros The bits selected by the immediate data are mixed with zeros and
	ones

The bits selected by the immediate data are all ones. 01

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAMMING NOTE

The one bits in the halfword mask specify the bits of the halfword second operand that are set one. The result replaces the halfword second operand. The following table defines this instruction.

TEST AND SET BITS			•	
Mask	1	1	0	0
Storage	1	0	1	0
Result	1	1	1	0

9-13/9-14

MS


BRARIES

INTERNAL CONTROL OPERATIONS

A CPU instruction will initiate an Internal Control operation that will perform the following functions, depending on the control word (CW) coding:

- A fullword will be transferred between general register R1 and counter 1 or 2. The high halfword of general register R1 (the most significant halfword) is transferred to or from the main store halfword location 00B0 for counter 1 or 00B1 for counter 2. The low halfword of general register R1 (the least significant halfword) is transferred to or from a 16-bit hardware binary counter 1 or counter 2. Section 2 contains a description of counter operations.
- An AGE command word, specified by bits 16 through 31 of the CW (R2), will be transferred to the AGE interface, and a halfword will be transferred to or from bits 0 through 15 of a general register (R1) and the AGE interface.
- Four discretes will be transferred from bits 0 through 3 of a general register (R1) to the I/O interface.
  - 0 XMIT Disable
  - 1 BCE Disable
  - 2 Spare 1
  - 3 Spare 2
- I/O channel reset. The channel reset operation issues a reset to the IO. The IO and CPU uses the signal to reset the IO/CPU interface logic. If an external interrupt 0 has occurred, this command must not be executed until IOP level A interrupt register has been read.

INTERNAL CONTROL



DESCRIPTION

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

R

This instruction transfers a fullword to or from the general register specified by R1. Operations are further defined by a control word contained in bits 0 through 31 of the general register specified by R2. The CW format is shown below.

USE MAY-B NO

#### CONTROL WORD (CW)

0	4 5 15 16
	사이 사회 전에 사망하면서, HIPP 및 사망 및 전 및 관망 전쟁에서는 관련하면 March Here March 1 - 1997
Legal D	
Command	Meaning
00000	Read Counter 1
00001	Read Counter 2
00101	Read AGE
01000	Write Counter 1
01001	Write Counter 2
01100	Write Discretes
01101	Write AGE
10000	Channel Reset

No data transfer is associated with the Channel Reset operation.

#### RESULTING CONDITION CODE

The code is not changed.

#### INDICATORS

The overflow and carry indicators are not changed by this instruction.

## PROGRAM INTERRUPTIONS

Illegal operation

## PROGRAMMING NOTES

This is a privileged operation and can only be executed when the CPU is in the supervisor state.

The illegal operation program interruption will occur if the following illegal commands are used: 00010, 00011, 00100, 00110, 00111, 01010, 01011, 01110, and 01111.

Commands of the form 1XXXX other than 10000 are reserved and should not be used. The illegal operation program interruption does not occur; instead a channel reset is performed.

When using either Counter 1 of Counter 2 as a counter (rather than as an incremental timer), a possibility exists that the counter could be in error during a single read by 65.536 microseconds (low order bit of location 00B0 or 00B1). This problem can be avoided by doing two consecutive reads and making comparisons to pick the correct reading.

SW

87-08

Box

1

R

뀌

ERSITY LIBRARIES

## Section 11

## EFFECTIVE ADDRESS GENERATION SUMMARY CHART

			RS Format					
	SRS, SI Formats	mats Extended		Indexed Addressing (AM=1)				
n e Maria		Addressing (AM=0)	IA	I	X=000	X=000		
	a for a linear				P	EA=(B)+DISP		
B2≠11	EA=(B)+DISP	EA=(B)+DISP	00 01 10 11		EA=IC+PEA EA=IC-PEA EA=MS(PEA) EA=MS(PEA)**	$EA=(X)_{0-15}+PEA$ $EA=(X)_{0-15}^+PEA$ $EA=MS(PEA)+(X)_{0-15}$ $EA=MS(PEA)***+(X)_{0-15}$		
					2	PEA=DISP		
B2=11	EA=(B)+DISP	EA=DISP	00 01 10 11		EA=IC+PEA EA=IC-PEA EA=MS(PEA) EA=MS(PEA)**	$EA=(X)_{0-15}+PEA$ $EA=(X)_{0-15}^{*}+PEA$ $EA=MS(PEA)+(X)_{0-15}$ $EA=MS(PEA)^{***+}(X)_{0-15}$		
PEA (RN) RN (B) B2	Preliminary e Contents of bi General regis Contents of bi B field of SRS	effective address ts 0-15 of gener ter "N", where ts 0-15 of gener , SI, or RS for	al re n = 0 al re nat in	gis ) to gis nst:	ter specified by thruction	2 or X ne B2 field		
(RN) RN (B)	Preliminary e Contents of bi General regis Contents of bi B field of SRS Contents of th Displacement X field of RS f Most significa ally aligned. AM (addressing I field of RS for Updated Instru- Automatic Indu	effective address ts 0-15 of gener ter "N", where ts 0-15 of gener , SI, or RS forn e main storage field of instruct format instruction and halfword (bit and mode) field of ddress) field of 1 prmat instruction action Counter ex Modification	al re N = 0 cal re mat in location on wi s $0-1$ f RS fo n with	gis ) to gis nst ion th 5) ( for rm	ster specified by B o 7 ster specified by the ruction specified by the c indexed mode of ac of the content of in mat instruction	2 or X ne B2 field ontents of the parenthesis ddressing ndex register X automatic-		
(RN) RN (B) B2 MS() DISP X (X) ₀₋₁₅ AM IA IC *	Preliminary e Contents of bi General regis Contents of bi B field of SRS Contents of th Displacement X field of RS fi Most significa ally aligned. AM (addressing I field of RS fo Updated Instru- Automatic Indu-	effective address ts 0-15 of gener ter "N", where ts 0-15 of gener , SI, or RS forn e main storage field of instruct format instruction and halfword (bit ag mode) field of ddress) field of cormat instruction cotion Counter ex Modification rage Modification	al re N = 0 cal re mat in location on with S = 0 - 1 f RS for n with on	gis ) to gis nst: ion ( 5) ( for rm h in	eter specified by B 7 ster specified by the ruction specified by the c indexed mode of ac of the content of in mat instruction at instruction with	2 or X ne B2 field ontents of the parenthesis ddressing ndex register X automatic-		

11-1/11-2

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

MS 1 87-08

Box 42

E

421

WICHITA ST

TIONS

VAYNOT 腔 COPIEN OF

ESEARCH USE ONLY

Section 12

-

# AP-101 C/M INSTRUCTION REPERTOIRE

			1600 T
Name	. 697	Mnemonics	Format
<b>Fixed-Point</b> Operations		240°. S	ren en dere
Add		1914	
Add Halfword		AR,A	RR, SRS, RS
Add Halfword Immediat	electra de la companya de la company La companya de la comp	AH	SRS, RS
Add to Storage	ce	AHI	RI
		AST	RS
Compare Compare Data		CR,C	RR, SRS, RS
Compare Between Limi	its	CBL	RR
Compare Halfword		CH	SRS,RS
Compare Halfword Imm	nediate	CHI	RI
Compare Immediate with	th Storage	CIST	SI
Divide		DR, D	RR, SRS, RS
Exchange Upper and Lo	wer Halfwords	XUL	RR
Insert Address Low		IAL	SRS,RS
Insert Halfword Low		IHL	RS
Load		LR, L	RR, SRS, RS
Load Address		LA	SRS, RS
Load Arithmetic Compl	ement	LCR	RR
Load Fixed Immediate		LFXI	RR
Load Halfword		LH	
Load Multiple		LM	SRS, RS
Modify Storage Halfwor	d	MSTH	RS SI
Multiply		MR, M	
Multiply Halfword		MH, M	RR, SRS, RS
Multiply Halfword Imme	diate	MHI	SRS, RS
Multiply Integer Halfwor	rd	MIH	RI
Store	ê, d	ST	RS
Store Halfword			SRS,RS
Store Multiple		STH	SRS,RS
Subtract		STM	RS
Subtract from Storage	ant for	SR,S	RR, SRS, RS
Subtract Halfword		SST	RS
Tally Down		SH	SRS, RS
		TD	SRS, RS
Branch Operations			
Branch and Link		DATD DAT	
Branch and Index		BALR, BAL BIX	RR,RS
Branch on Condition			RS ·
Branch on Condition Bac	kward	BCR, BC	RR,RS
Branch on Condition (Ext	tended)	BCB	SRS
Branch on Condition For	ward	BCRE	RR
Branch on Count	waru	BCF	SRS
Branch on Count Backwa	rd	BCTR, BCT	RR,RS
Branch on Overflow and		BCTB	SRS
Branch on Overflow and Branch on Overflow and	Carry	BVCR, BVC	RR,RS
Dranen on Overnow and	Carry Forward	BVCF	SRS

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS J 87-08 Box 4 2 Ð 2 N

FOR RESEARCH USE ONLY

ERIAL MAY BE

LAW

FOR RESEARCH-USE ONLY

COPYRIGHT LAW

MAY B

UNIVERSITY LIBRARIES

a

ECTIONS

VAV NOT BE COPIED OR VANTREPOSITORY

Name	Mnemonics	Formats
Shift Operations	그는 가지 않는 않는 않는 것이 많이 많이 많이 했다.	
	1-21 = 12	at registered
Normalize and Count	NCT	RR
Shift Left Logical	SLL	SRS
Shift Left Double Logical	SLDL	SRS
Shift Right Arithmetic	SRA	SRS
Shift Right Double Arithmetic	SRDA	SRS
Shift Right Logical	SRL	SRS
Shift Right Double Logical	SRDL	SRS
Shift Right and Rotate	SRR	SRS
Shift Right Double and Rotate	SRDR	SRS
Logical Operations		
AND	NR,N	RR,SRS,RS
AND Halfword Immediate	NHI	RI
AND Immediate with Storage	NIST	SI
AND to Storage	NST	RS
Exclusive-OR	XR,X	RR, SRS, RS
Exclusive-OR Halfword Immediate	XHI	RI
Exclusive-OR Immediate with Storage	XIST	SI
Exclusive-OR to Storage	XST	RS
OR	OR,O	RR, SRS, RS
OR Halfword Immediate	OHI	RI
OR to Storage	OST	RS
Search Under Mask	SUM	RR
Set Bits	SB	SI
Set Halfword	SHW	SRS,RS
Test Bits	TB	SI
Test Register Bits	TRB	RI
- Test Halfword	TH	SRS, RS
Zero Bits	ZB	SI SI
Zero Register Bits	ZRB	RI
Zero Halfword	ZH	SRS, RS
이 약한 중에야 한 이야지는 이야기가 되었다. 전 가격이 있는 것이 가지 않는 것이 있다.		1

14

ليب

......

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS 87-08 Box 42 귀 わわ

12-2

Name	Mnemonics	Formats	
Floating-Point Operations			
Add (Long Operand)		AEDR, AED	RR,RS
Add (Short Operands)		AER, AE	RR, SRS, RS
Compare (Short Operand)		CER, CE	RR,RS
Convert to Fixed-Point		CVFX	RR
Convert to Floating-Point		CVFL	RR
Divide (Extended Operand)		DEDR, DED	RR,RS
Divide (Short Operand)		DER, DE	RR, SRS, RS
Load (Long Operand)		LED	RS
Load (Short Operand)		LER, LE	RR, SRS, RS
Load Complement (Short Operand)		LECR	RR
Load Fixed Register		LFXR	RR
Load Floating Immediate		LFLI	RR
Load Floating Register		LFLR	RR
Mid Value Select (Short Operands)		MVS	RS
Multiply (Extended Operand)	•	MEDR, MED	RR,RS
Multiply (Short Operand)		MER, ME	RR, SRS, RS
Subtract (Long Operand)		SEDR, SED	RR,RS
Subtract (Short Operand)		SER, SE	RR, SRS, RS
Store (Long Operand)		STED	RS
Store (Short Operand)		STE	SRS,RS
Special Operations	٩.		
Detect P			RS
Insert Storage Protect Bits ^P		ISPB	RS
Load Program Status ^P		LPS	RS
Move Halfword Operands		MVH	RR
Set Program Mask		SPM	RR
Set System Mask ^P		SSM	RS
Stack Call		SCAL	RS
Stack Return		SRET	RR
Supervisor Call		SVC	RS
Test and Set		TS	RS
Test and Set Bits		TSB	SI
Internal Control Operations			· · · ·
Internal Control ^P		ICR	RR
I/O Operations			
Program Controlled Input/OutputP		PC	RR
rogram Controlled Input/Output-		гu	пп

P: Privileged Instruction

12-3/12-4

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

MS 87-08

Box 4

Ŷ

뀨

THIS MATERIAL MAY BE

LAW

LECTIONS

Y LIBRARIES

小小小小口" 座 COPIED OR 小小小小回POSITORY

6

Section 13

AP-101 C/M OP CODE ASSIGNMENTS

OP	OP0, OP1							
2, 3	00	01	11	10				
		OP 04 =	1					
00	SRS SUBTRACT RR SUBTRACT RR ₂ COMP BTWN LMTS RS SUBTRACT RS ₂ SUB FRM STO	SRS DIVIDE RR DIVIDE RR ₂ COMP FL ST RS DIVIDE RS ₂ COMP FL ST	SRS BROV & CRY RR BROV & CRY RR ₂ SET PROG MSK RS BROV & CRY RS ₂ LM, STP, LPS, SM, SVC	SBS SUB HW RR LOAD FL IMM RR ₂ LOAD FL IMM RS SUB HW RS ₂ SET SYST MAS				
RK LOAD RR SUBTI RR2 SUBT RS LOAD RS SUBT		SRS SUBTRACT FL ST RR SUBTRACT FL ST RR ₂ SUBTRACT FL LN RS SUBTRACT FL ST RS ₂ SUBTRACT FL LN	SRS BR RELATIVE RR ICR I/O RR2 PC RS BIX RS2	SRS LOAD HW RR ₂ SUM RS LOAD HW RS ₂ MIH				
11	SRS STORE FL ST RR CONV TO FXD RS STORE FL ST	SRS LOAD FL ST RR LOAD FL ST RR ₂ LOAD COMP FL ST RS LOAD FL ST RS ₂ LOAD FL LN	SRS REG SH DBL SRS COMP SH DBL	SRS STO HW RR LOAD FX IM RR ₂ LOAD FX IMM RS STO HW RS ₂ TST & SET				
	SRS OR RR OR RR ₂ LOAD FLTG REG RS OR RS ₂ OR TO STORE	SRS DIVIDE FL ST RR DIVIDE FL ST RR MOVE HALFWORD OPS RS DIVIDE FL ST TEST 2 (LRS)	SRS LOAD ADDRESS RR ₂ LOAD ARITH COMP RS LOAD ADDRESS RS ₂ INSTR PROT BITS	SRS MULTPLY HW TEST 3 (RR ₂ ) RS MULTIPLY				
	Charles and the set to	OP 04 = 0	line and a data in the					
and and and	SRS ADD RR ADD RR ₂ XU&L HW RS ADD RS ₂ ADD TO STORE	SRS MULTIPLY RR MULTIPLY RS MULTIPLY	SRS BR ON COND RR BR ON COND RR ₂ BR ON COND EXT RS BR ON COND RS ₂ DETECT	SRS ADD HW RR ₂ RS ADD HW				
1     SRS COMP DVD FL     SRS ADD FL ST       LN     RR ADD FL ST       RR COMP     RR2 ADD FL LN       RR2     RS ADD FL ST       RS COMP     RS2 ADD FL LN       RS2 DVD FL LN     RS2 ADD FL LN		RR ADD FL ST RR ₂ ADD FL LN RS ADD FL ST	SRS BR ON CT RR BR ON CT TEST 4 (RR) RS BR ON CT RS ₂ STACK CALL	SRS COMP HW RR2 STACK RTRN RS COMP HW				
F	SRS STORE     SRS XOR       RR2 MPY FL LN     RR XOR       RS STORE     RS XOR       RS2 MPY FL LN     RS XOR		SRS RG SH SING SRS COMP SH SING	IEXP RR, RS R1 = OPX				
F F F	SRS AND RR AND RR ₂ LOAD FX RG RS AND RS ₂ AND TO STORE	SRS MULTIPLY FL ST RR MULTIPLY FL ST TEST 1 (RR) RS MULTIPLY FL ST RS ₂ MID VALUE SLCT	SRS INSRT ADD LO RR BR & LNK RR ₂ NORM & CNT RS ₂ INSRT ADD LO	IMPL SRS, RS R1 = OPX TEST 3 (LRS)				

13-1

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents

NS)

87-08

1 Box

HJ-

귀

L

AVACTOR COPIED OF

TERIAL MAY BE

R RESEARCH USE ONLY

REITY LIBRARIES

RIGHT LAW

TIONS

WHIPEPOSITORY

OT BE COPIED OR

# AP-101 C/M OP Code Assignments (cont)

OP	R1=OPX	<u>RR2</u>	RS ₂
11001	000	Set Program Mask	Store Multiple
11001	001	Reserved	Supervisor Call
11001	010	Reserved	Reserved
11001	011	Reserved	Reserved
11001	100	Reserved	Load Multiple
11001	101	Reserved	Load Program Status
11001	110	Reserved	Reserved
11001	111	Reserved	Reserved
	Maria Rodi -		이 없은 아이들 않는 것이 많이 많이 했다.

### IMPLIED IMMEDIATE

10100	000		Tally Down	SRS,RS
10100	001		Zero Halfword	SRS, RS
10100	010		Set Halfword	SRS.RS
10100	011		Test Halfword	SRS, RS
10100	100		Reserved	
10100	101	Sec.	Reserved	
10100	110		Reserved	
10100	111		Reserved	

## EXPLICIT IMMEDIATE

<u>OP</u>	R1=OPX	<u>ŘR</u>	RR2	SRS
10110	000	Add Half Immediate	Reserved	Modify Storage Halfword
10110	001	Zero Register Bits	Reserved	Zero Bits
10110	010	OR Half Immediate	Reserved	Set Bits
10110	011	Test Register Bits	Reserved	Test Bits
10110	100	XOR Half Immediate	Reserved	XOR Immediate With Store
10110	101	Comp Half Immediate	Reserved	Compare Immediate With Store
10110	110	AND Half Immediate	Reserved	AND Immediate With Store
10110	111	Mult Half Immediate	Reserved	Test and Set Bits

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS 87-08 Box 42  $\frac{1}{1}$ N

13-2

Section 14

## AUTOMATIC INDEX ALIGNMENT DESCRIPTION

Index alignment occurs automatically. That is, bits 0 through 15 of the general register specified by X specify entities. The identity of this entity is explicitly defined by the particular operation being executed.

Halfword operations align index value bit 15 with the least-significant bit of the PEA (described in Section 2) or the ADDRESS portion of an indirect address pointer. (described in Section 2). It should be noted that the LOAD MULTIPLE, STORE MUL-TIPLE, LOAD PROGRAM STATUS, and INSERT STORAGE PROTECT BITS instructions are excluded from automatic index alignment and have a halfword index alignment.

040		3	- 20	P	EA	or A	ddi	ress						
1				1		1					1	1	1	1
)					5 51 - 3	-		1		1			- 125 125 11	1
•			Ir	nde>	< Va	lue						3	0	3
1	-	1	1	1	1	1	1	1	Ĩ	Î	Ť	1	1	1
1						41				2.5		32	6.0	100

LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

(SW


87-08

Box


P

2

Likewise, fullword operations functionally shift the index value one position to the left, prior to alignment. Note that bit 0 of the index value is lost.



Likewise, doubleword operations functionally shift the index value two positions to the left prior to alignment. Note that bits 0 and 1 of the index value are lost.



14-1/14-2

NASA-JSC