## 2

### Space Shuttle Advanced System/4 Pi Input/Output Processor (IOP)

**Principles of Operation for** PCI/PCO, MSC, and BCE

Prepared for

Rockwell International Corporation Space Division 12214 Lakewood Blvd. Downey, CA 90241

26 April 1976

Under Purchase Order No. M4J7XMA-483019

IBM No. 6246556A

This submittal includes the following separate Principles of Operation documents:

<u>Title</u>

Program—Controlled Inputs & Outputs

Master Sequence Controller

**Bus Control Element** 

Federal Systems Division, Owego, New York 13827

CHANGE	1.2			APPROVED	
NUMBER	SYM	PAGE	REVISION	BY	DATE
	14		Part I Program-Controlled Inputs & Outputs	= -	9
lass II	Α.	iⅈ	New Page		
lass II	Α	iii	Nomenclature Change		
lass II	Α	iv	Nomenclature Change	1	X
lass II	Α	٧	Nomenclature Change		
lass II	Α	]	Nomenclature Change		
DCP-028-1	A	4	Comment Change	L 1815	
DCP-028-1	. A	6	Comment Deleted		= 1
DCP-028-2	Α	11	Comment Added		
OCP-028-2 &	۸	24	Nemana latura Changa		
Class II	A A	24	Nomenclature Change Correct Artwork		5
OCP-028 nange Notice		29	Correct Artwork		İ .
#46	А	37	Replace Paragraph		
lass II &	_ A	- 3/	Replace laragraph		
EDCP-28-2	А	45	Nomenclature Change	1	n 11
lass II	A	46	Delete "not"	F	=
	-		Part II Master Sequence Controller	C Sec	
				W 12 1	AT 12
DCP-028-1	A	9	Programming Note Added	La contraction	E .
lass II	A	11	Paragraph Moved		11 11
lass II	A	20	Nomenclature Change		K Pro II "
lass II DCP-028-1	A	24	Nomenclature Change Add Self Test Errors		And the A
lass II	A	25 38	Nomenclature Change	-	2 9
lass II	A	39	Nomenclature Change		
lass II	Â	57	Nomenclature Change		
lass II	A	58	Nomenclature Change	1 1 1 1 ×	100
DCP-028	A	59	Nomenclature Change		
DCP-028	À	62	Nomenclature Change	H C	1 mg
DCP-028	Α	63	Nomenclature Change		
DCP-028	Α	67	Nomenclature Change	4.5	
DCP-028	Α	70	Artwork Correction		5 7 10a
DCP-028	Α	82	Artwork Correction '		81
DCP-028	Α	96	Add Note, Add Paragraph, Nomenclature Change	l	
DCP-028	Α	97	Nomenclature Change		
DCP-028	Α	99	Nomenclature Change		
lass II &		7.05			
EDCP-028	A -	101	Nomenclature Change	4	
lassII & DCP-028	А	102	Nomenclature Change		
DCP-028	A	14	Nomenclature Change		
DCP-028	A	50			1 .
DUT -020	^	30		1	
			Part III Bus Control Element	-	
lass II	A	6	Nomenclature Change		
DCP-028	A r	13	Programming Note Added IBM Manual Number Change, Nomenclature Change		
DCP-028	A	20	Nomenclature Change		
DCP-028	A	23		el ga	6246556A
DCP-028 DCP-028	A	26	Nomenclature Change		391
DCP-028	A	31	Nomenclature Change		556
DCP-028 &	A	31	nomeno ra sur e change		Ä
lass II	Α	28	Nomenclature Change		0 1
DCP-028	A	32	Programming Note Added/Deleted		PA

WICHITA STATE UNIVERSITY LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SN

87-08

	IBM	to shiften the		CHANGE HISTORY SHEET		
	CHANGE NUMBER	SYM	PAGE	REVISION	APPROVED BY	DATE
ANIC				Part III continued	Section .	
WICHITA SULVANION SULVANION	EDCP- EDCP-028 &	Α.	37	Programming Note Added/Deleted		i with
COP STA STA SPEC NREAM	Class II EDCP-028 &	Α	38	Paragraph Added, Nomenclature Change		
E 17 F	Class II	A	39 41	Paragraph Moved To Page 40, Nomenclature Change Artwork Change		
47050E	EDCP-028	A	42	Nomenclature Change	1.00	
まるに 明 るど	EDCP-028-2	Α	44	Three Paragraphs Added	1 1 1 1 1 1 1	
THE COLL	EDCP-028-2 EDCP-028-1	Α	49	Artwork Change		
SNO SNO SNO CTIB	& Class II EDCP-028	Α.	50	Programming Note Change, Nomenclature Change	1	ishi dad
8 R A	1,2,83	Α	52	Programming Note Added, Nomenclature Change		
IBRARIES IS NOT BE COPPED WISSOCIOPIO	EDCP-028-2 EDCP-028	Α	53	Nomenclature Change, Programming Note Added		
9	1,2,&3 EDCP-028	Α	54	#MOUTC Added, Nomenclature Change		
	1,2,&3	A	55 56	Artwork Change, Nomenclature Change Nomenclature Change		
	EDCP-028 EDCP-028	A	57			
	EDCP-028	A	58	Nomenclature Change	1	
	EDCP-028	A	59	Nomenclature Change	1.16	
	EDCP-028	A	67	Nomenclature Change	414	
	EDCP-028	Â	68	Nomenclature Change		
*1	EDCP-028	Â	73	Nomenclature Change	1 4	
	EDCP-028	^	,,	Nomenic rature change		
	1,2,3 & Class II	Α.	74	Note Added, #MINC Added, Nomenclature Change		
	EDCP-028	Â	75	Nomenclature Change		
< D =	EDCP-028	Â	76	Nomenclature Change		
MS Dr. Ja Wichi	EDCP-028	A	78	Nomanal atuna Changa		
Jame, hita S	EDCP-028-2	Â	80	Nomenclature Change		
MS 87-08 Dr. James E. Tom: Wichita State Univ	EDCP-028-2 & Class II		85	Paragraph Added, Nomenclature Changes		
08 Tomay Univer	Class II	Α	88	Page Numbers Change		
Box $\mathcal H$ $\mathcal J$ FF $\mathcal H$ $q$ ayko Collection of NASA Documents ersity Libraries, Special Collections and University Archives				strate visit in the		
Bo Ollect ibrar				and the second of the second o		
Box lection o				maker were stand		ESTABLE.
T is a		34	1			
AS, cial		1.00	- 7			
C A A				to the second of		
o e e						The Ballion
et m			1.5			624
ent					12 1 7 1 1	24
and T			2.3			6246556A
<del>ار</del> ا				al de la company de la comp		56
Jni			1 7 3	[편집] 하시겠어요. 그리는 그 이 나는 회사를 하면 하는 것이 없다.	1 1	A.
/ers				어느 사람들 아무리는 이 경기를 가지 않는데 뭐 되었다.	5-1	_
Sity Q	[ M 1					
Ą			1 1		3 to 40 to 5	PAGE
chi		6.5		that the best of the ballion for the		i1
/es		E A		ters in the control of the control of		
		N. W			4.1.87	A. 10) AND MARKET SERVICE

### CONFIGURATION CHART

SEARCH	PRINCIPLES OF OPERATION ISSUE	ECP / PTR	PROGRAM LEVEL
USE (	Original 20 December 74		
NLY	Revision A 26 April 76	EDCP-028 EDCP-028-1 EDCP-028-2 Change Notice #46	
	and the state of t		
	j.		

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Box 42

SM

87-08

0

SITY LIBRARIES

iii

### TABLE OF CONTENTS

<u>Title</u>	Page
PCI/PCO COMMAND WORD FORMATPCO COMMAND WORD FORMAT SUMMARY	2 4
PCO FORMATS	
DMA BURST	8
PCI FORMATS  READ MIA TRANSMITTER STATUS	30
READ MIA RECEIVER STATUS	31 32 33 34 36 38 39 40 41 45 49 50 51

SW 87-08

SITY LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives Box 4 J

Ŧ b H

### SPACE SHUTTLE



SOFTWARE SYSTEM NOTES

NO.: 556-009

DATE: 10-25-76

PAGE 1 OF 2

PROGRAM AFFECTED:

Input/Output Programs

DOCUMENT AFFECTED:

DISPOSITION:

Principles of Operation for PCI/PCO, MSC, and BCE (IBM

Document #6246556A)

Information and File until Replacement Pages are Issued

If an IOP Master Reset is issued while the IOP is running and doing direct memory accesses (DMA), then an extra DMA is processed after the reset which would result in one of the following operations:

- Perform write to storage which results in either:
  - An address exception
  - A storage protect violation
  - A modification of unprotected storage
- 2. Perform read of storage which could result in:
  - An address exception
  - A memory read with no error indication

In addition to the Master Reset, the following additional conditions would also cause the problem:

- ROS parity error
- IOP timing fault
- Watchdog timer

If termination control

Voter fail


latches are set

Federal Systems Division, Electronics Systems Center, Owego, New York

V

Wichita State University Libraries, Special Collections and University Archives

### SPACE SHUTTLE



NO .: 556-0r

DATE: 10-25-76

PAGE 2 OF 2

PROGRAM AFFECTED:

Input/Output Programs

DOCUMENT AFFECTED:

DISPOSITION:

Since the hardware change to eliminate the occurrence of this problem is significant and the frequency of occurrence is low, the Principles of Operation Manual will be updated to state that:

"Prior to issuing a Master Reset PCO, all processors should be halted using the Configure Processors PCO".

There have been no reported instances of this problem so there may not be any impact to the existing software design. However, there may be future designs which could encounter this problem. It is recommended that Rockwell and IBM Houston consider issuing a DPDGRAM or Software Awareness Memo to the appropriate organizations.

4

WICHITA.

LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents 2 ي

Wichita State University Libraries, Special Collections and University Archives

Federal Systems Division, Electronics Systems Center, Owego, New York

VI

S

# Wichita State University Libraries, Special Collections and University Archives

### SPAC SHUTTLE



SOFTWARE SYSTEM NOTES

NO.: 556-010 DATE: 11-22-76

PROGRAM AFFECTED: IOP Frogramming

DOCUMENT AFFECTED: Principles of Operation for BCE, IBM No. 6246556A

DISPOSITION: Information and file.

BCE Listen Mode Operations - Timing Analysis

The purpose of this note is to illustrate the analysis required to establish the time relationships between the commander and the listener for a sample case.

### COMMANDER PROGRAM

### LISTENER PROGRAM

EVENC	#CMDI	LSN, CMD	EVENL	#UIX	TABLE
	#DLYI	n (For alignmo	ent)	3	
1	#DLYI	N .	ODD	#LTOI	TIME
	TUON#	DISPL, TWDS		#RDLI	RMDS
	#MOUTC	IUA, CMND		#UAT	n
	#WAT	0			
N	EQU ,		TABLE	DC	0.0.0

The labels EVEN and ODD denote that the address is even or odd.

In this sample analysis, DMA activity is assumed to be below the level that would interfere with the process; in actual operational software, a careful analysis of DMA activity is a continuing part of program design.

LISTEN SEQUENCE: Time from recognition of the listen command by the #WIX instruction to acquisition of the BTU command by the #RDLI instruction

Federal Systems Division, Electronics Systems Center, Owego, New York

Wichita State University Libraries, Special Collections and University Archives

If	S	T R	UC	T	I	0	M
_		-				-	_

#WIX #LT01

#RDLI

### MICRO-INSTRUCTIONS EXECUTED

Short loop	Long loop
7 2	o 2
12 (181.5 u	sec) 3 (214.5 usec)

The long loop occurs when the WIX just misses detecting the listen command.

COMMAND SEQUENCE: Time from the placement of the last bit of the listen command on the bus to the placement of the last bit of the BTU command on the bus.

INSTRUCTION M	ICRO-INSTRUCT	IONS EXECUTED
#CMDI #DLYI O	2	Command transmission is completed at about the second micro in the
#DLYI N #MOUT	2 1	(N = 0)  (Command transmission is initiated in
Transmission Time Command Available	1-2 2 [1-12 (165.0-	Command transmission is completed at about the time the first data word transmission starts

DELAY COMPUTATION: The calculation of the delay must be based on the listener's long loop and the time that the unit command is available to the listener -

$$N = 14 - 11 = 3$$


This establishes the DLYI N at 5 cycles, the total command sequence at 14 cycles (214.5 usec) and meets the needs of the listener's long and short loop timing.

DETERMINATION OF INSTRUCTION CYCLE FACTORS: The number of cycles used for each instruction in the sequences above were obtained from references (C), and (D). Reference (A) contains a detailed description

0

of bus read/write operations, including a table for "time to first look at data" and a section on listen mode operations. Reference (B) contains some analysis of BCE delay factors for ICC programs. Reference (E) contains detailed descriptions of the micro-orders used in all instructions.

TIME LINE USED IN ANALYSIS: The time line below illustrates the Listen and Command sequences used in this analysis. Note that the "Fresh Data" condition can occur between 1 and 5 microseconds after the trailing edge of the incoming word. This variation will affect the receiving BCE's processing sequence, but will not impact the data transfer.



- Principles of Operation for (Shuttle) Data Processing Subsystem (SD-74-SH-0230B, Sept. 1975) as amended by Change Packages 1, 2, and 3.
- Shuttle IOP Microcode CLD's (IBM No. 6246008, 16 December 1975) (D) Principles of Operation for IOP Hicro-Architecture (IBH,

### SPACE SHUTTLE

### SOFTWARE SYSTEM NOTES

NO.: 556-013

DATE: 11/27/78

PROGRAM AFFECTED: General Programming Information

DOCUMENT AFFECTED: Space Shuttle Advanced System 4 Pi IOP (6246556A)

DISPOSITION: Information and File

In part II - Master Sequence Controller Page 13 of the subject document, the discrete outputs are numbered from one (1) to thirty two (32). The Rockwell International specification MC615-0001 revision D indicates that the thirty-two discrete outputs shall be numbered zero (0) through thirty-one (31). Therefore, Bit O through 31 for the PCO, Discrete Output Reset and Discrete Output Set shall be directly related to discrete outputs 0 through 31.

Also, in the same section of the Principles of Operation on Pages 45-49, the same type problem exists with the discrete inputs. They are numbered one (1) through forty (40) and should be numbered zero (0) through thirty-nine (39) as per the Rockwell specification.

The Read Discrete Input  $\Lambda$  on Page 45 should be ammended so as to read Discrete Input 0 using Bit 0 of the instruction and continuing that sequence through Discrete Input 31.


Read Discrete Inputs on Page 49 should again be renumbered 32 through 39 instead of 33 through 40.

The Automated Logic Drawings (ALD's) have been updated to agree with the nomenclature specified by the MC615-0001 document. In addition, the IOP Cabling Flight & Prototype Model for Space Shuttle document shall be updated to agree with the ALD's and Rockwell specification.

IBM

Federal Systems Division, Electronics Systems Center, Owego, New York

### SPACE SHUTTLE



SOFTWARE SYSTEM NOTES

NO.: 556-011

DATE: 1-5-77

PROGRAM AFFECTED: IOP Programming

DOCUMENT AFFECTED: Principles of Operation for BCE, IBM No. 6246556A

DISPOSITION: Information and File

There is a timing condition in the IOP instruction Wait for Index (WIX) which needs to be corrected in software by inserting a delay between output instructions. This problem was discovered in the SDL (See Discrepancy Report #551) early in November when a Listen Mode BCE missed a poll word which caused a failure to synchronize in a dual string configuration.

There is no change planned to correct this anomoly via a hardware or microcode change to the IOP. The software workaround consists of inserting a delay (33 microseconds) between output instructions (CMD, CMDI, MOUT, TDS, TDL) and the synchronization listen command. For example:

#CMDI LISTEN'

#BU LISTEN #CMDI

(Delay)

(Output)

(Listen Command)

SM

2

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents 퓌

Federal Systems Division, Electronics Systems Center, Owego, New York

XI

### PART

### Space Shuttle Advanced System/4 Pi Input/Output Processor (IOP)

Principles of Operation for **Program-Controlled Inputs & Outputs** 

Prepared for

Rockwell International Corporation Space Division 12214 Lakewood Blvd. Downey, CA 90241

26 April 1976

Under Purchase Order No. M4J7XMA-483019

IBM No. 6246556A

Federal Systems Division, Owego, New York 13827

This document identifies the specific Program Controlled Input and Output commands available to the Space Shuttle AP101 computer user.

0.

S

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents

WIGHTA STATE UNIVERSITY LIBRARIES

THIS WATERIAL MAY BE THIS WATERIAL MAY BE THIS BY COPYRIGHT LAW

BIT 0: COMMAND ID FIELD

> Program Controlled Output (CPU Output) Program Controlled Input (CPU Input)

BITS 1 Through 5; DEVICE SELECT FIELD

0 0 0 0 1 = Control/Monitor (CM)

0 0 0 1 0 = Redundancy Management (RM)

0 0 1 0 0 = Data Flow (DF)

1 0 0 0 0 = Local Store (LS)

0 1 0 0 = Channel Control (CC)

BIT 6; HANDSHAKE CONTROL FIELD

No handshake required

Handshake required

BIT 7 through 16; DATA SELECT FIELD

(See Separate section)

BITS 17 through 31; NOT USED.

### NOTES:

Select Field must contain only The five-bit Device the bit format description specified in the for the desired selected. Additional bits will cause the PCI/PCO data word to be written to all the devices designated with associated loss of IOP No attempts to use the hardware configuration should be made since driving circuits are not sized to drive multiple loads and will not operate reliably.

SM

87-08

Œ

Dr. James E. Tomayko Collection of NASA Documents SN

Box

Wichita State University Libraries, Special Collections and University Archives

MS

Y LIBRARIES

7) 11	1000	0010 00	00 1000	DMA BURST ENABLE
30	1000	0000 00	00 1000	DMA BURST INHIBIT
9	1000	0010 00	10 0000	ENABLE BAD PARITY DMA ADDR
USE O	1000	0010 01	00 0000	ENABLE BAD PARITY DATA IN
ONLY	1000	0000 00	10 0000	DISABLE BAD PARITY DMA ADDR
1	1000	0000 010	00 0000	DISABLE BAD PARITY DATA IN
1	0000	1010 000	00 1000	MIA XMTR ENABLE
1	0000	1000 000	00 1000	MIA XMTR DISABLE
1	0000	1010 000	01 0000	MIA RCVR ENABLE
1	0000	1000 000	01 0000	MIA RCVR DISABLE
1	0000	1010 001	10 0000	DISCRETE OUTPUT SET
1	0000	1000 001	0 0000	DISCRETE OUTPUT RESET
1	0000	1100 010	0 0000	PROCESSOR HALT
1	0000	1110 010	0 0000	PROCESSOR ENABLE
1	0000	1000 100	0 0000	MASTER RESET
.1	0001	0000 000	0 1000	LOAD GO/NO-GO TIMER
1	0001	0000 000	0 1001	TEST GO/NO-GO TIMER
1	0001	0000 000	1 0000	TERM.LATCH CONTROL
1	0001	0000 001	0 0000	LOAD TEST REGISTER
1	0001	0000 001	0 1000	ENABLE INTERRUPTS
1	0001	0000 001	1 0000	TEST ALL INTERRUPTS
1	0010	0100 000	0 0000	RESET STATUS 1 (GO/NO-GO)
. 1	0010	0100 000	0 1000	LOAD MSC BUSY
	(SEE	WITHIN)		LOAD LOCAL STORE
1	1000	0010 000	0 0001	TEST DMA TIMER*

<sup>\*</sup> NOT APPLICABLE TO PROTOTYPES AND CREW TRAINERS

### TITLE 17 U.S. CODE).

### PCI COMMAND WORD FORMAT SUMMARY (cont.)

0	0000	1000	0000	0000
0	0000	1000	0000	1000
0	0000	1000	0001	0000
0	0000	1000	0001	1000
0	0001	0000	0000	0000
0	0001	0000	0000	1000
0	0001	0000	0001	0000
0	0001	0000	0001	1000
0	0001	0000	0010	0000
0	0001	0000	0010	1000
0	0001	0000	0011	0000
0	0001	0000	0011	1000
0	0010	0000	0000	0000
0	0010	0000	0000	1000
	(SEE	WITH	EN)	

	MIA	ХM	TR	ST	AΤ	JS		
	MIA	RC	۷R	ST	ATU	JS		
	READ	D	ISC	.0	UTI	TU?	STA	TUS
	PROC	E S	SOR	H	A L I	ST	ATU	S
	INTE	RR	UPT	R	EG.	. A		
	INTE	RR	UPT	R	EG.	. В		
	INTE	RR	UPT	R	EG.	C		
	INTE	RR	UPT	. <b>P</b> ,	EG.	D		
	INTE	RR	UPT	R	EG.	E		
٠	RM S	TA	TUS	R	ΕG			8
	D.I.	A	(1-	32	)			
	D.I.	В	(33	<u>-</u> 4	0)			
ē	READ	S	TAT	US	1	(GO	/NO	-GO)
	READ	S	TAT	បន	4	(B/	W)	
	READ	L	OCA	L	STO	DRE		

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

. 31

开 49

	PCO FORMATS		2" - 12"   12   12   13   13   13   13   13   13
	DMA BURST	# : : : : : : : : : : : : : : : : : : :	
OMMAND WORD			
FUNCTION	OCTAL	<u>H E X</u>	<u>DEV</u>
DMA BURST INHIBIT ENABLE	30001000000 30101000000	C0040000 C1040000	cc
NHIBIT			akabara ata
NABLE			
	 	NOT USED	1 
0 1 5 6 7		NOT USED	31
11101010101011101010101010101010101010		NOT USED	31
0 1 5 6 7  ATA WORD  BITS			31

These command words provide control of the Direct Memory Access capability to CPU main memory. When inhibited, the IOP will not access memory using Burst Mode. The commands are provided to allow CPU control of memory operations.

S

87-08

### PCO FORMATS

### FAD PARITY DMA ADDRESS

### COMMAND WORD

<b>FUNCTION</b>			OCTAL	<u>H E X</u>	DEVICE
BAD PARITY ENABLE	DMA	ADDRESS	30104000000	C1100000	СС
BAD PARITY DISABLE	DM A	ADDRESS	3002000000	C0100000	CC

i i	i	İ					1				TOK	USEI	)				1
[1[1 0]0]	01010	111	1010	0111	0101	0101	0	_1_		13		1 1	1	1	1		لل
0 1	5 6	7		1		15.0	6 17		- 1.7	37		- 4	177 8				3 1
																or the	
DISABLE										(*)		F1				31 To	
DISABLE	<u>7</u> -	<del></del> -															<sub>T</sub>
DISABLE	<del>-</del>	<del></del>	- <del></del> -				<del>-</del>	1			 NOT	USEI	- <b>-</b> -		-		 I 1

### WORD

ENABLE

BITS 0	пот	USED.	THESE	PCO	REQUIRE	NO	DAT A	WORD.
•								
•								
31								

The Enable command word forces the IOP to generate bad parity (even) during DMA addressing to permit self testing of parity detecting circuitry. The Enable command also reconfigures the bad parity for BAD PARITY DATA INPUT back to good parity if the command was previously sent. Bad parity for both address and data cannot be forced at the same time in a properly operating machine.

The Disable command forces the IOP parity circuitry back to normal operation (Odd Parity).

7

Box 무

MS

87-08

Box

퓌

かか

### PCO FORMATS

### BAD PARITY DATA INPUT

### COMMAND WORD

FOR RESEARCH USE ONLY

FUNCTION			OCTAL	<u><b>H</b>EX</u>	DEVICE
BAD PARITY ENABLE	DATA	INPUT	30110000000	C1200000	СС
BAD PARITY DISABLE	DATA	INPUT	30010000000	C0200000	cc

And the second of the	A Street of the Street of Street	싫게 그는 거짓다면 느낌이 네다.		
			NOT US	ED
11110101010	0101110101110101	01010101 1 1 1	1111	
		46 47		

1					
			יים א	USED	
111101010101	0101010111010	1010101011			1. 1

### DATA WORD

BITS 0	NOT	USED.	THESE	PCO	REQUIRE	NO	DATA	WORD.
•								
31								

The Enable command forces the IOP to generate bad parity (even) on data words transferred to the CPU. It also forces the parity on DMA addresses to return to normal (odd) parity. Bad parity may not be generated for both address and data at the same time in a properly operating IOP. This command is part of a set that permits self testing of the GPC.

The Disable command returns the IOP to normal (odd) parity generation.

### PCO FORMAT

### MIA TRANSMITTER

### COMMAND WORD

FUNCTION OCTAL HEX DEVICE 20401000000 84040000 MIA TRANSMITTER DISABLE C/M ENABLE 20501000000 85040000

DISABLE

_																						 				ميانات						
1		1			1	l								1			1					 			_							ī
1		1			1	l											1					N	ro	. 1	US	ED						1
1	11	010	1010	11	10	0	10	1.0	10	1	0 1	0	11	1	01	01	01	.1	1	- 1	١	ı	1	1	1	1	1	1	1	1	1	i
	0	1		5	6	7	SIL					CC 500				1	61	7				 _	-				_				_	31

ENABLE

1.1																	T
1 1	1 1	1					1	ro n	ן י	USI	ΞD						i
1110101010	1110111010101010	10101011	1	ı	ı	1	1	1	ı	1	1	1	.1	1	1	1	1

### DATA WORD

- 0 No change of condition. Hardware does not respond.
- Enable individual MIA transmitter if command word was 1. = enable.
- Disable individual MIA transmitter if command word was 1 disable.

SN 87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

무 0

ERIAL MAY BE

BIT	그는 지금 보다 살아 있다면 하는 것이다. 그렇게 모든 것이다.
0	NOT USED.
1	CHANNEL NO. 1 MIA TRANSMITTER
•	
	그 이 이 시작으로 되지않는데 이 그들으면 하다 살았다. 그리고 있습니다
24 25	CHANNEL NO. 24 MIA TRANSMITTER
25	NOT PRESENTLY USED. EXPANSION CAPABILITY
•	그 이 집에 모르는 맛들다면 그 이번에 되는 때문을 다른 것으로 하셨다.
31	

SM 87-08

Box 42

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 퓌 6 T

```
PCO FORMAT
```

### MIA RECEIVER

### COMMAND WORD

<u>FUN</u>	CTION		OCTAL	HEX	DEVICE
MIA	RECEIVER	DISABLE	20402000000	84080000	C/M
		ENABLE	20502000000	85080000	

### DISABLE

### ENABLE

1	1	1 1			1															1
i	i	i i			i					. 1	ror	. 1	JSI	ΞD						i
1	11010101	0111011	101010	01110	1010101	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

BIT IGNORED

### DATA WORD

0

31

### BIT

1 .	CHANNEL NO. 1 MIA RECEIVER
2	CHANNEL NO. 2 MIA RECEIVER
190 190	•
•	• • • • • • • • • • • • • • • • • • • •
23	No.23
24	No.24
25	NOT PRESENTLY USED. BITS IGNORED
•	•,

0 = No Change of status

NOT USED.

1 = Enable receiver if with enable command word\*

1 = Disable receiver if with disable command word

\*Should only be used when the associated BCE is in the Halt State.

AL COLLECTIONS

MS 87-08

Dr. James E. Tomayko Collection of NASA Documents Box 4 ب

Wichita State University Libraries, Special Collections and University Archives

FF 49

These command and data words provide capability to control condition of the MIA receivers for purposes of channel control and data input. The data word is used as a mask for MIA configuration words.

Wichita State University Libraries, Special Collections and University Archives


### PCO FORMAT

### DISCRETE OUTPUT

### COMMAND WORD

FUNCTION		OCTAL	<u>H EX</u>	DEVICE
DISCRETE OUTPU	IT RESET	20404000000	84100000	C/M
	SET	20504000000	85100000	a7

RESET



SET

													7
The state in the second section					NOT	US	ED						i
[1]0[0]0[0]1[0]1[0]0[0]1[0]0[0]0[0]0	1	1.	1	-{	1.1	1 1	1	1	1	ı	í	1	1

### DATA WORD

- Hardwired to IOP internal circuitry. These DO's are not available for software use.
- 0 No change
- Set discrete bit if command word is set.
- Reset discrete bit if command word is reset. 1

The data word is used as a mask to control the discrete outputs. The discrete outputs are configured as differential drivers. The pin connections to the IOP are indicated for the true (T) and complement (C) outputs.

BIT				
			-	
0	(D0-1)	T	J3-51	
		C	J3-63	
1	(D0-2)	T	J3-18	
		C	J3-29	
2	(D0-3)	T	J3-28	
		C	J3-40	
3	(D0-4)	T	J3-30	
	14 21		13	

о л	<b>L</b>	(D0-5)	C	J3-19 J3-41
71 20 11 20	5	(D0-6)	C	J3-52 J3-59
0	6	(DO-7)	C T	J3-60 J3-49
n n	7	(DO-8)	T C	J3-50 J3-36
	8	(D0-9)	T	J3-48 J3-62
	9	(DO-10)	T	J3-61 J3-25
	10	(Do-11)	C T	J3-37 J3-15
	11	(D0-12)	C T C	J3-26 J3-38
	12	(DO-13)	T	J3-39 J3-8
	13	(Do-14)	C T C	J3-16 J3-17
	14	(DO-15)	T C	J3-27 J3-1
	15	(DO-16)	T	J3-2 J3-3
	16	(DO-17)	C T	J3-9 J3-4
	17	(DO-18)	C	J3-10 J3-11
	18	(DO-19)	C T	J3-5 J3-12
	19	(D0-20)	C T	J3-6 J3-7
	20	(D0-21)	C T	J3-13 J3-44
	21	(D0-22)	C	J3-43 J3-22
	22	(D0-23)	C	J3-14 J3-45
	23	(D0-24)	C T	J3-33 J3-24
	24	(DO-25)	C T	J3-23 J3-34
	25	(D0-26)	C T C	J3-35 J3-56
	26	(D0-27)	T	J3-55 J3-21
	27	(D0-28)	C T	J3-32 J3-20
	28	(Do-29)	C T	J3-31 J3-46
	29	(DO-30)	C T	J3-47 J3-42 14
				14

MS 87-08 Box 4 2 FF 4 q

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

VICHITA STATE UNIVERSITY LIBRARIES

AL MAY BE

SPECIAL COLLECTIONS

WICHITA STATE UNIVERSITY LIBRARIES FOR RESEARCH USE ONLY SPECIAL COLL

J3-53 T C C \* 30 GPC ID (D0-31) J3-58 J3-57

> This bit is hardwired to a positive output source and will provide a source voltage for GPC identification in the system.

\*31 IPL (D0-32) T J3-68 J3-67

> This bit when set (1) indicates that the IPL routine is in progress. When reset (0), the bit indicates that the IPL routine has not been requested or that it is complete depending upon the time/event sequence.

SN 87-08

Dr. James E. Tomayko Collection of NASA Documents ب

Wichita State University Libraries, Special Collections and University Archives

干


Wichita State University Libraries, Special Collections and University Archives

### PCO FORMAT


### CONFIGURE PROCESSORS

### COMMAND WORD

FUNCTION		OCTAL	<u>H EX</u>	DEVICE
CONFIGURE PROCESSORS	HALT	20610000000	86200000	C/M
	ENABLE	20710000000	87200000	



ENABLE



### DATA WORD

These PCO's provide capability to force individual MSC and BCE to the halt or operate states under GPC control. The data word is used as a mask to control the appropriate BCE/MSC processor.

- 0 = No change
- 1 = HALT if accompanied by the HALT command word.
- 1 = ENABLE if accompanied by the ENABLE command word.

### BIT

0	MSC		
1	BCE NO.	1	
2		2	
•			
23		23	
24		24	
25	SELF TE	ST	
26	NOT USE	D. BITS	IGNORED

COPY PROVIDED BY
MICHITA STATE UNIVERSITY LIBRARIES MATERIAL MAY BE
BY COPYRIGHT LAW
E 17 U.S., CODE).

. 31

SM

Box 4 J

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SM

SITY LIBRARIES

FF 4

PCO FORMAT

MASTER RESET

### COMMAND WORD

FUNCTION

OCTAL

HEX


DEVICE

MASTER RESET

20420000000

84400000

C/M



### DATA WORD

There is no data word associated with this command word. The following table indicates the hardware reset by this command word and the resulting condition.

REGISTER	MASTER RESET FUNCTION
STAT1 (GO/NOGO)	RST=GO
STAT4 (BUSY/WAIT)	RST-WAIT
STAT5 (HALT/NO HALT)	RST=HALT MSC/BCE
XMIT ENABLE	RST=DISABLE
RCVR ENABLE	RST-DISABLE
CHANNEL	NO CHANGE
FAIL VOTE	RST=NO FAIL
TERMINATE CONTROL LATCHES	RST=NO TERMINATION
VOTER TEST	RST=OPERATIONAL DATA
FAIL LATCH	NO CHANGE
TIME OUT LATCH	NO CHANGE
DISCRETE OUTPUTS	RST=INACTIVE

- INTERRUPT
  -C/M IDLE
  -IOP FAIL LTCH
- -TIME OUT LTCH
- -ROS PAR
- -IOP FAULT -ALL CTHERS

WATCHDOG TIMER

SET

NO CHANGE

NO CHANGE

RESET

RESET

RESET

RST=ZERO COUNTER AND INHIBIT COUNTING

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 87-08

カカ

0.

### COMMAND WORD

LIBRARIES

FUNCTION OCTAL HEX DEVICE LCAD GO/NO-GO TIMER 21001000000 88040000 RM NOT USED 01010111010101010101010111010101 6

### DATA\_WORD

BIT						
0	NOT USED. BITS	IF SET	ARE	IGN	ORED.	
		• *				
19						
20	GO/NO-GO TIMER	BIT 0	MSB			1 88
21		1				
22		2			5000	
23		3				
24		14				
25	- Maria - 12 - 12 - 12 - 12 - 12 - 12 - 12 - 1	5				
26	그 그래 작가 가는 사람이 그	6	. 4			
27		7				
28		8				
29		q			100	
30		10				
31		11	T.S.B	=	0.768	msec.

word used to load the Go/NO-GO timer in normal system The timer scaling permits 3.145728 seconds maximum to operation. Timeout sets a timeout latch which is used to drive the Computer Fail output and reset the IOP if the transmission termination See PCO "CONFIGURE TERMINATION CONTROL logic has been activated. LATCHES." Once the timer has been reset, the counter will not operate until loaded via this PCO.

The timer is a countup device. The data loaded must be the twos complement of the desired time. The leading bit positions are ignored and may be set as a result of the complement operation if twos complement of the desired time. A data word of all zeros causes an interrupt desired. after count (3.145728 sec).

Programming Note: This PCO also resets the Timeout Latch.

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 87-08

П 0

### PCO FORMAT

### LOAD GO/NO-GO TIMER TEST

### COMMAND WORD

DEVICE FUNCTION OCTAL HEX . 88048000 LCAD GO/NO-GO TIMER TEST 21001100000 RM

1 1	1 1	1									1
1 1	1 1 1	1 .		NOT	J	JSED					1
1110101	01110101010101010101	0 1 1 0 1 0 1 1 1 1	1 1	1 1	1	1 1	1	1	1	1	1 1
0 1	5 6 7	1617	7					1			31

### DATA WORD

BIT	2						
0		NOT USED	. BITS	IGNOR	RED		
•							
			•				
19		9	•				
20		GO/NO-GO	TIMER	BIT 0	MSB		
21		6 11		. 1			
2.2				2			F 2 0
23				3		altin Pare	A Land
24				4			
25				5			
26				6			
27				7			
28		<b>J</b>		8			
29				9			
30				10	distance.		
31				11	LSB	= 0.768	msec.

PCO is used to load the Go/No-Go Timer with any chosen value which is incremented by one low order bit and read with a PCI (READ STATUS REGISTER) to determine the operating status of the timer. Terminate Output driver is inhibited when the interrupt is generated to prevent an invalid indication of GPC failure from this test.

The Terminate Output latch is reset after interrupt has been generated.

The timer is a countup device. The desired code loaded in the data word must be the twos complement of the desired timeout A data word of all zeros causes an interrupt after a full value. count.

21

Programming Note: This PCO also resets the Timeout Latch.

퓌

/IS 87-08

Box 4 2

b 1 3=

### PCO FORMAT


### CONFIGURE TERMINATION CONTROL LATCHES

### COMMAND WORD

FUNCTION OCTAL HEX DEVICE

CONFIGURE TERMINATION 21002000000 88080000 RM

CONTROL LATCHES



### DATA WORD

BIT

0 NOT USED. BITS IGNORED

29
30 TIMEOUT TERMINATION LATCH
VOTER TERMINATION CONTROL LATCH

0 = Reset 1 = Set

These two bits permit control of the associated RM latches by CPU software (PCO) for purposes of testing and to force error indications (Computer Fail and IOP Transmission Termination) for CPU detected faults. The error indications may be inhibited for self testing.

Programming Note: This PCO should not be issued when either the Voter or Timeout Latch is set.

87-08

### PCO FORMAT

### LOAD TEST REGISTER

### COMMAND WORD

FUNCT	<u>NOI</u>		OCTAL	<u>HEX</u>	DEVICE
LOAD	TEST	REGISTER	21004000000	88100000	RM
				9	
!	, e. s		ara ara ara ara ara ara ara ara ara ara	NOT USED	To a long

### DATA WORD

D	T	-
D	1	T
-	-	-

0	NOT USED. BITS IGNOR	ED
•	×	
•	a - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
26		
27.	VOTER TEST CONTROL	

0 = Permit normal operation
1 = Inhibit normal inputs (perform test)

This bit inhibits the normal voter inputs (when set) from the other IOP's and inhibits driving of the Computer Fail latch and IOP Transmissions Termination logic. This is used to test the RM voter logic.

28	VOTER	TEST	INPUT	1
29		5 / 20	a Ladi ak	2
30		E ≈ "bgg		3
31				4

0 = Not failed test input
1 = Failed test input

These bits are used to load a register to provide test inputs to the voter logic for test purposes. Bit 27 (above) must be set to prevent erroneous system failure indications.

The IOP Voter test hardware will respond to these test inputs (Bits 28-31) or to the normal operational inputs. The Test Inputs and Operational Inputs are logically OR'ed.

PCO	-	20		2 7
PILI	14.	() R	m	Φ.Ι.

#### INTERRUPTS

#### COMMAND WORD

FUNCTION	OCTAL	<u><b>HEX</b></u>	DEVICE
TEST INTERRUPTS	21006000000	88180000	RM
ENABLE INTERRUPTS	21005000000	88140000	RM

T USED	11	1		FI	31
					31
T USED			•		i
1 1 1	1.1	1	1-1	1 1	1 1
1	I I I	1 1 1 1 1 1 1 1 1 1	I I I I I I	02ED	1

#### DATA WORD

BIT

0

. NOT USED. THESE PCO REQUIRE NO DATA WORD.

3.1

The TEST command word forces interrupt Registers A, B, D, and E to set all interrupts. The interrupts will stay set until the action described below is taken. This permits self-testing of the interrupt detection circuitry. The interrupt registers will not be reset by reading of the registers as in normal operation.

The ENABLE command must be issued after the TEST command word to remove the test interrupt. After issuing this PCO, each of the four registers must be read to reset them and to permit normal operation.

#### CCMMAND WORD

FUNCTION		OCTAL		<u>H EX</u>		DEVICE
RESET STATU	JS1 (GO/NO-GO)	22200000	000	92000	000	DF
	20 20 10 10 10 10 10 10 10 10 10 10 10 10 10					<del></del>
11101011101011	  0 0 0 0 0 0 0 0	01010101		NOT USED		
0 1 5 6	7	1617	o. 25 i t v -			31

#### DATA WORD

These PCO's provide the capability (data Word is use to reset Status Register 1 to the normal or GO indicator. entire word must be configured for each application.

. 0	_ = _	No Chang	je –	
1	=	Reset St	atus	
BIT				
0		MSC		
1		BCE NO.	1.	
1 2			2	
			•	
•		8.	•	
23			23	
24			24	
25		SELF TES		
26		NOT USE		(

• 31

SM 87-08

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Ŧ

BITS IGNORED

#### COMMAND WORD

FUNCTION OCTAL HEX DEVICE

LOAD MSC BUSY 22201000000 92040000 DF

#### DATA WORD

No data word required.

This PCO command word forces a BUSY condition to the MSC. It is required to start the micro-processing of MSC/BCE operations after system power-up and initialization.

/IS 87-08

7-08

Box 42

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

b H 4

87-08

#### PCO FORMAT

#### LOAD LOCAL STORE

COMMAND WORD

111011101010111

FUNCTION OCTAL HEX DEVICE

LOCAL STORE

LS

I | | | VARIES. SEE BELOW | NOT USED |

The 10(10) bits (7 through 16) associated with the device select field for this command word varies depending upon the word (location) loaded in Local Store. The command word provides access to the Local Store area associated with the MSC functions, 24 BCE functions, and Self-Testing of the IOP. The specific data stored in each location is discussed in the MSC and BCE Principals of Operation documents and involve that data required for initializing and operating the MSC and BCE!s.

#### Bits 7 through 11

This 5-bit field is used to designate the MSC or BCE to which the data word must be transferred as shown below:

BITS	7	8	9	_10	_11		
	0	0	0	0	0	MSC REG	ION
	0	0	0	0	1	BCE NO.	1 REGION
	0	0	0	1	0	BCE NO.	2 REGION
							n v .€
	1	1	ō ·	0	0	BCE NO.	24 REGION
	1	1	0	0	1	SELF TE	ST

#### Bits 12 and 13

This 2-bit field identifies the bank (A, B, or C) in Local Store for the above defined MSC or BCE area to which the data word must be transferred as indicated below.

#### Bits 14,15 and 16

This 3-bit field is used to identify which word in a Bank is loaded. The resolution to a single word is achieved when this field is completed. Banks A and B use only Bits 15 and 16 to control the four words required.

BANK C

BITS	14	15	16		
	0	. 0	0	LOCATION	0
	0.	0	1	LOCATION	1
				i iz, pen si i iz, pen si i njuga si	
	1	1	1	LOCATION	7

The single data word for this command must contain the data word (18(10) bits) scaled to the LSB portion of the 32-bit data word as indicated below.

PCO DATA WORD BIT		LOCAL STORAGE
0 - 0		NOT USED
1		• 0
		- ************************************
•	1	xi Se
13		. i .
14		0 MSB
15		1
		• •
31		17 LSB

SM

87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

#### PCO FORMAT

#### TEST DMA 8 MICRO SECOND TIMER\*

#### COMMAND WORD

Ď.	FUNCTION			OCTAL					HEX						<u>DEVI</u>	CE
2 2	INHIBIT COMPLETION DMA CYCLE	O F	A	3010010	00000	)			C10(	080	00			•	CHAN	NEL
			<del></del> -												ī ·	
111	1101010101011101011	101	010	01011	1 1	1. 1	11	_1_	11	1	1	1	1	L	1	

#### DATA WORD

BIT

The Test DMA 8 Microsecond Timer command word causes the channel to inhibit completion of a DMA cycle. This permits self-testing of the DMA 8 microsecond timer and associated interrupt logic. Only the first DMA cycle occurring after reception of the Test DMA 8 Microsecond Timer command word will be inhibited.

\*NOT APPLICABLE TO PROTOTYPES AND CREW TRAINERS

MS

87-08

2

#### COMMAND WORD

FUNCTION

OCTAL

HEX


DEVICE

READ MIA TRANSMITTER STATUS

00400000000

04000000

C/M



#### DATA WORD

BIT

0 CHANNEL NO. 1 MIA TRANSMITTER CHANNEL NO. 2 MIA TRANSMITTER

23 CHANNEL NO. 24 MIA TRANSMITTER

NOT USED. BITS, IF SET, ARE INVALID. 24

31

0 Transmitter disabled

Transmitter enabled

The PCI results in transfer, via the data word, of the configuration of the MIA enable register.

Bits 25-27 are available for expansion if required.

SN

87-08

#### PCI FORMAT

#### READ MIA RECEIVER STATUS

#### COMMAND WORD

#### DATA WORD

BIT

0	MIA CHANNEL NO.	1 RECEIVER
1		2
:•:	2	
•		•
23		24
25	NOT USED. BITS,	IF SET, ARE INVALID.
•		•
•		
31		
U a		

0 = Receiver disabled 1 = Receiver enabled

The PCI results in filling the data word with the contents of the MIA receiver control register.

Bits 25-27 are available for expansion of MIA capability if required.

TY LIBRARIES

#### PCI FORMAT

#### READ DISCRETE OUTPUT STATUS

#### COMMAND WORD

FUNCTION HEX READ DISCRETE OUTPUT STATUS 00402000000 04080000

	. I I I	- 1								ŀ	1	3.5	17		8				1			-	1.1	17		-
	0 1	1									1						POL	, ,	US:	ED						
10101010	10111	010	10	101	01	01	11	0	10	01	01	- 1	1	1	1	1	1	-1	1	. 1	1	1	-1	1	1	ď
0 1	5	6	7		345	10				1	61	7			1		_	·	-		•	-	·			

#### DATA WORD

BIT

DISCRETE OUTPUT NO. 31

Discrete Output Disabled (OFF)
Discrete Output Enabled (ON)

The PCI provides the capability to read the D.O. register.

87-08

MS

87-08


WIVERSITY LIBRARIES

#### PCI FORMAT

#### READ PROCESSOR HALT STATUS

#### COMMAND WORD

FUNCTION	OCTAL	<u>H EX</u>	DEVICE
READ PROCESSOR HALT	00403000000	0400000	C/M
2222			



#### DATA WORD

#### BIT

		lar de la							
0		MSC							
1		BCE No.	1						
2		BCE No.	2						
14.		alasta filia	Maria de las			follor			
•							11.6		
24		BCE No.	24	55					
24 25		SELF TE	ST PRO	CESSOR			A Carlo		
26		NOT PRE	SENTLY	USED.	BITS,	IF SET	, ARE	INVAL	ID.
•									
• ,									
31									
				*					
	ipina.	0 =				BCE)	Disabl	.ed	
		1 =	Pro	cessor	Enabled	1			

The PCI provides access to Status Register 5 (The Halt Register). The data indicates the status (enabled or disabled) of each BCE (25) and the MSC.

#### PCI FORMAT

#### READ INTERRUPT REGISTER A

#### COMMAND WORD

FUNCTION

OCTAL


HEX

DEVICE

READ INTERRUPT REGISTER A

01000000000

08000000



#### DATA WORD

Only the first 6 bits of this data word are valid since the interrupt register contains 6 bits. The remainder of the data will be zeros.

All bits in the interrupt register are set to zero when is transferred for this PCI command.

No interrupt 1 Interrupt

#### BIT

GO/NO-GO TIMER

Timer has timed out and generated the interrupt.

IOP FAIL LATCH

The IOP has detected a failure (Computer Fail) that effects capability of the machine. Signal originates in the RM Voter logic and not from the IOP transmission termination.

C/M IDLE

The IOP Control/Monitor logic is in the Idle mode available for further operations.

3 ROS PARITY ERROR

> A parity error has occurred during 'transfer from Read Only Storage (ROS) .

 $S_{S}$ 87-08

The bit is set when the IOP oscillator is stopped.

- 5 SPARE
- 6 NOT USED. UNDEFINED
- . 31

SM

Box 42

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives F 0

Wichita State University Libraries, Special Collections and University Archives

#### PCI FORMAT


#### READ INTERRUPT REGISTER B

#### COMMAND WORD

 FUNCTION
 OCTAL
 HEX
 DEVICE

 READ INTERRUPT
 01001000000
 08040000
 RM

 REGISTER B
 01001000000
 08040000
 RM



#### DATA WORD

The interrupt register read by this PCI contains 6 bits. Therefore, the 6 MSB positions are valid and the remainder should be zeros. Reading the interrupt register for this data word causes the bits to be reset to zero.

- 0 = No Interrupt
- 1 = Interrupt present

BIT

O PCI/PCO PARITY ERROR

The IOP parity checking circuitry has detected a parity error on one of three CPU/IOP transfers.

- A. Command Word for a PCI transfer
- B. Command Word for a PCO transfer
- C. Data Word with a PCO transfer
- 1 DMA INSTRUCTION PARITY ERROR

The IOP Parity checking circuitry has detected a parity error during an Instruction word DMA input to the IOP.

2 DMA DATA PARITY ERROR

The IOP parity checks has detected an error during DATA word transfer of a DMA operation.

	(	u
	C	)
9	5	>
	-	•
	и,	
•	0	1
	-	1.
•		_
)	^	
, i	Y.	ر
	1	

TON	USED.	HELD	AT	Α	ZERO	(0)	STATE.

- QUEUE OVERFLOW The 8 usecond timer has detected a DMA that has been in process for more than 8 useconds.
  - ${\sf DMA~8~MICROSECOND~TIMEOUT}$  The Overflow circuitry has detected an attempt to hold more than 64 DMA requests in the Queue.
  - NOT USED. UNDEFINED.

3

4

5

6

WICHITA STATE UNIVERSITY LIBRARIES

PROTECTED

Box イコ

FF 49

FCI FCU FURNAL	PCI	PCO	FO	RM	AT
----------------	-----	-----	----	----	----

#### READ INTERRUPT REGISTER C

# FOR RESEARCH WORD

<u>FUNCTION</u>	OCTAL	<u>H EX</u>	DEVICE
READ INTERRUPT REGISTER C	01002000000	0.808000	RM
		T USED	<u>. T</u>

#### DATA WORD

The bits indicate which of the MSC generated interrupts are present. The PCI transfer causes the bits in Register C to be reset.

U	=	NO 1	nteri	upt		
1	=	inte	errupt	13		
BIT						
0		MSC	PROGE	RAM INTE	RRUPT	1
11	e n =		a			12
12	•	NOT	USED	(ZEROS)	UNAV	AILABLE.
•						• 1
31						•

#### PCI FORMAT

#### READ INTERRUPT REGISTER D

# 

INIVERSITY LIBRARIES
COLLECTIONS
THIS MATERAL MAYOUR COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL
MICHIEL COPEDOR
MICHIEL COPEDOR
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
MICHIEL
M

FUNCTION	OCTAL	<u>H EX</u>	DEVICE
REGISTER D	0100300000	080C0000	RM
2	the first to the second second	NOT USED	7
1010101110101010101010101	1111010101 1 1 1 1		111
1 5 6 7	1617		21

#### DATA WORD

This PCI reads a four-bit register and the bits are reset as a result of the PCI.

		- 10
_	=	_
_	-	_

0	SPARE			
×.		(8)		
1	SPARE	1.33		17
2	SPARE			
3	SPARE			
4	NOT USED	(ZEROS)	UNAVAILA	BLE.
•				
•	500			
31	*(			


WITHOUT WHITTIES TO A SHEW

# PCI FORMAT

#### READ INTERRUPT REGISTER E

#### COMMAND WORD

FUNCTION DEVICE OCTAL HEX 08100000 READ INTERRUPT REGISTER E 01004000000



#### DATA WORD

This is the read out of a four-bit register presently designa.. The PCI transfer resets the register E bits.

# BIT

31

SPARE 0 1 SPARE 234 SPARE SPARE NOT USED. UNDEFINED

MS 87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

#### COMMAND WORD

FUNCTION

OCTAL

HEX


DEVICE

READ RM STATUS REGISTER

01005000000

08140000

RM



#### DATA WORD

Filled from IOP RM status register to provide status of IOP voting logic and data output termination logic. This PCI does not cause reconfiguration of the Status Register.

#### BIT

FAIL OR TIMEOUT LATCH 0

> 0 NO FAILURE, NORMAL OPERATION

1 FAILURE INDICATOR IS SET.

> Indicates that RM has detected a failure and set the failure latch or that the watchdog timer has timed out forcing the fail latch. Also set during test modes.

- PCO INHIBIT FAIL VOTE INPUTS FOR TEST
  - NORMAL OPERATION
  - PCO inhibiting voter inputs while IOP performs 1 RM logic self testing.
- 2 MSC INHIBIT FAIL VOTE OUTPUTS FOR TEST
  - 0 Normal operation
  - MSC inhibiting fail voter output while performs self testing.
- 3 FAILURE VOTE 1 INPUT

SN

PROTECTED

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

	FAILURE	VOTE	2	INPUT
--	---------	------	---	-------

FAILURE VOTE 3 INPUT

FAILURE VOTE 4 INPUT

0 = NO FAILURE

1 = FAILURE INDICATES

These bits represent the inputs from other IOP's each representing a failure vote while this IOP is in normal operation. The discretes, if set during test operation, represent failure of the RM voter logic inputs. The bits should be zero during RM self testing.

7 FAILURE VOTE 1 OUTPUT

8 FAILURE VOTE 2 OUTPUT

9 FAILURE VOTE 3 OUTPUT

10 FAILURE VOTE 4 OUTPUT

0 = NO FAILURE

1 = FAILURE VOTE

These bits represent the output (before drivers and output inhibit latches) of the RM software logic to the other IOP's. The register for these bits is set upon PCO from the CPU by the MSC. The data represents output to the other IOP's when in normal system operation.

11 TEST FAILURE VOTE 1 INPUT

12 TEST FAILURE VOTE 2 INPUT

13 TEST FAILURE VOTE 3 INPUT

14 TEST FAILURE VOTE 4 INPUT

O = NO FAILURE

1 = FAILURE INDICATED (TEST)

These bits represents the RM hardware voter inputs while self testing. A bit set during normal system operation will result in one invalid FAILED VOTE input.

15 VOTER FAIL LATCH

UNIVERSITY LIBRARIES

NO FAILURE

FAILURE INDICATED

This bit represents the latched output of the RM voter and in normal operation would indicate Computer Failure. The bit is also set during test when the hardware voter receives at least two of four inputs. During test, this voter output is inhibited before reaching the line driver.

16 TIMEOUT LATCH

18

20

21 22 NO TIME OUT

TIMEOUT REACHED

This bit indicates that the Watchdog Timer reached If in normal operation, the bit timeout condition. would trigger the Computer Fail Latch. In test mode, the signal is inhibited prior to the Computer Fail Driver.

17 VOTER TERMINATION CONTROL LATCH

TIMER TERMINATION CONTROL LATCH

RESET

SET

These bits represent the output of the respective latches which are set and reset via PCI/PCO from CPU software. They are used to force IOP transmission termination for CPU detected failures. These outputs are inhibited before the IOP transmission termination when self testing.

19 IOP TRANSMISSION TERMINATION

> 0 NORMAL

TERMI NATE

This bit indicates the status of the associated output (which is not a latch). When the bit is present, the output (discretes and MIA transmitters) are disabled to prevent extraneous data transmissions.

GO/NO-GO TIMER Bit 0 (MSB)

23			3			
24			. 4	Calley .	3 1 404 3	
25			5			
26			6			101
27			7			was Negral
28		a. da " è	8			
29		Acres No.	9			
30		41/014	10			
31	 A		11	(LSB)	= 0.768	3 msec

nado francista de la compania de la La compania de la compania de la compania de la compania de la compania de la compania de la compania de la co

Bits 20-31 represent the configuration of the Watchdog (GO/NO-GO) Timer. The data is available in normal system operation and during self testing.

Dr. James E. Tomayko Collection of NASA Documents 87-08

Wichita State University Libraries, Special Collections and University Archives

#### COMMAND WORD

FUNCTION OCTAL HEX DEVICE

READ DISCRETE INPUT A
(1-32) 01006000000 08180000 DF

#### DATA WORD

This PCI provides means to transfer data from the IOP Discrete Input register (32 bits) to the CPU.

0 = D.I. RESET

1 = D.I. SET

NOTE: All the DI's are software readable. Some also configure hardware. Bit positions designated by \* indicate those discrete inputs which are hardwired to IOP functions and must not be changed from the designated function due to internal or external wiring changes. The discrete inputs are implemented with differential receivers. The input pins are listed with each DI. The T represents the true input pin and C indicates the complement inputs.

#### BIT

\*0 HALT (DI-1) T J5-1 C J5-2

The setting of this bit indicates that the crew panel switch has been sent to 'HALT'. Receipt of this DI causes the IOP to configure all processors to Halt thereby prohibiting IOP operation. The CPU is held in system reset by this discrete.

\*1 STANDBY (DI-2) T J5-3 C J5-4

45

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives

SN

\*2 RUN (DI-3)

T J5-5 C J5-6

The bit is set from a crew panel switch. The IOP response is TBD.

\*3 IPL (DI-4)

T J5-7 C J5-14

Bit is set by crew panel switch. The IOP response is to perform the Initial Program Loading using data from the Mass Memory Unit as indicated below (DI-5, 6, 7, and 8).

4 MM1 IPL (DI-5)

T J5-8

C J5-9

The discrete is driven from the Orbiter systems network and when set indicates that MM1 is to be used as source for IPL.

\*5 MM2 IPL (DI-6)

T J5-10

C J5-11

Same as bit 4 above except applies to No. 2 Mass Memory Unit.

\*6 MM1 READY (DI-7) T

J5-12

C J5-13

This signal originates in No. 1 Mass Memory Unit and indicates when set, that No. 1 MMU is available for use.

\*7 MM2 READY (DI-8)

T J5-15 C J5-16

Same as bit 6 above except applies to No. 2 MMU.

8 (DI-9) T J5-17 C J5-18

9 (DI-10) T J5-19 C J5-20

10 (DT-11) III 75-21

10 (DI-11) T J5-21 C J5-22

11 (DI-12) T J5-23 C J5-24

87-08

	4		*12		INHIBIT	CHANS.	10-13	(DI-	13)	T C	J5-25 J5-26		•	
WITHOUT WITH	)	PRO F			Receipt transmi	tters th	ereby	proh	ibiti	ng t	to inh he out	ibit put o	the Mi f data	IA a
A STA	COL	FOR RE	*13		INHIBIT	CHANS.	14-17	and	20-23	(DI			J5-27 J5-28	
		SAABC SAABC			Receipt transmit	of this	DI ca 0-14 an	uses d 20	the -23.	IOP	to inh	ibit	MIA	
			14		(DI-15)	T C	J5-29 J5-30							
			15		(DI-16)	T C	J3-66 J3-77	2.						
			16		(DI-17)	T C	J3-89 J3-88							
	1		17		(DI-18)	T C	J3-69 J3-70							
	Ü		18		(DI-19)	T C	J3-79 J3-78				ž I a			
			19		(DI-20)	T C	J3-81 J3-93							
Dr. Jam Wichita	S.		20	,	(DI-21)	T C	J3-80 J3-91						0 0 0 0	
Dr. James E. Tomayko Collection Wichita State University Libraries,	87-08		21		(DI-22)	T C	J3-92 J3-104		1.44					
mayko C iiversity L			22		(DI-23)	T C	J3-114 J3-103		. 8 16					
	D Q		23	ě	(DI-24)	T C	J3-90 J3-102					*		
of NASA Special C			24		(DI-25)	T C	J3-113 J3-121			11 <b>8</b> , 1		**		3
of NASA Documents Special Collections a			25		(DI-26)	T C	J3-128 J3-112							
ints is and U	П.		26		(DI-27)	T C	J3-111 J3-101				* "			
of NASA Documents  Special Collections and University Archi		,		27.00 12			47							
Archi														

SOFEW	WIC			
S	ATIH		PROT	FOR
SPECIAL COLL	WICHITA STATE	TILE	PROTECTED	- TI
PECIAL COL		17 U.S	BY COA	ESEAPON USE
	DMAGES AL FIRMY	0.0		3. USE
STON	LESS.			1
3 1				

27	(DI-28)	T	J3-120
		С	J3-127
28	(DI-29)	T	J3-126
		С	J3-119
29	(DI-30)	T	<b>J3-</b> 99
		С	J3-109
30	(DI-31)	T	J3-118
		C	J3-125
31	(DI-32)	T	J3-124
		C	J3-117

SW 87-08

Box 42

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives

PCI FORMAT

FUNCTION

OCTAL

HEX

DEVICE

READ DISCRETE INPUTS (33-40)

01007000000

081C0000

RM

NOT USED 10101010111010101010101111111010101 1 1 1 11111

#### DATA WORD

This PCI provides the transfer of Discrete Inputs 33-40 to the CPU.

> 0 D.I. RESET

D.I. SET

BIT

0 (DI-33) T J3-74 C J3-75 J3-116 (DI-34) T 1 J3-123 2 (DI-35) T J3-122 C J3-107 3 T J3-96 (DI-36)C J3-97 T J3-106 4 (DI-37) C J3-115 5 (DI-38) T J3-85 C J3-84 T J3-95 6 (DI - 39)J3-105 C T J3-94

8

C

NOT USED. UNDEFINED

(DI-40)

31

7

49

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents IBRARIES

SM

87-08

Box

J3-83

FUNCTION

OCTAL

READ STATUS 1 (GO/NO-GO)

02000000000

10000000

DF

10 1	11						14	1.0	-	inches e								- T
1-1	- 1 1			all a			- 1					USEI						i
1010101110	101010	0101010	10101	0101	0101	1	1	1	1	1.1	1	A 51	-	1	-1	-1	1	i
0 1	5 6	7 4	Jan Jan S		161	7		2 6	517.	Mar Top			E M. J.	111	18	FERS		31

#### DATA WORD

The data word contains the GO/NO-GO status for each BCE and MSC as determined by IOP BITE.

0 NO-GO (ERROR)

BIT

31

0	MSC				
1	BCE	NO.	1		
2	BCE	NO.	2		
•		Z	•		
		٠,١	•		
24			24	1	
25	SELI	TE	ST	PROCESSOR	
26	NOT	USE	D.	UNDEFINE	I

87-08


Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 0

HEX

READ STATUS4 (BUSY/WAIT) 02001000000

10040000

DF



#### DATA WORD

The data word transfers the contents of Status Register 4 to The action provides indication of the MSC operating states.

0	= .	WAIT
1		BUSY

#### BIT

0 1 BCE NO.

24

25 SELF TEST PROCESSOR


26 NOT USED. UNDEFINED

31

87-08

Dr. James E. Tomayko Collection of NASA Documents Box

Wichita State University Libraries, Special Collections and University Archives



The 10(10) bits (7 through 16) associated with the field for this command word varies depending upon the word (location) loaded in Local Store. The command word provides access to the Local Store area associated with the MSC function and the 24 functions of the IOP. The specific data stored in each location is discussed in the MSC and BCE Principals of Operation documents and involve that data required for initializing and operating the MSC and BCE's.

#### Bits 7 through 11

This 5-bit field is used to designate the MSC BCE from which the data word must be transferred as shown below:

	61							
BITS	_7	8	9	10	11			
	0	0	0	0	0	MSC	REGION	10.
	0	0	0	0	1	BCE	NO. 1 REGION	
	0	0	0	1	0	BCE	NO. 2 REGION	
	1	1	Ö	0	0	BCE	NO. 24 REGION	
	1	1	0	0	1	SEL	F TEST PROCESSO	R

SM

S

87-08

Box

2

H

0

#### Bits 12 and 13

This 2-bit field identifies the bank (A, B, or C) in Local Store for the above defined MSC or BCE area from which the data word must be transferred as indicated below.

BITS	12	13	- 246		
	0	0		BANK	A
	0	1		BANK	В
	1	0		BANK	С

#### Bits 14,15 and 16

This 3-bit field is used to identify which word in a Bank is The resolution to a single word is achieved when this field is completed. Banks A and B use only Bits 15 and 16 to identify the four words required.

BITS	14	15	16		
	0	0	0	LOCATION	0
	0	0	1	LOCATION	1
		•		•	
		•		•	
	1	1	1	LOCATION	7
X .					

### DATA WORD

The single data word for this command contains the data word (18(10) bits) scaled to the LSB portion of the 32-bit data word as indicated below.

	CO DAT		LOCAL ST WORD BIT	
	0		UNDEFINE	D
· .	•		•	
	13	*	ò	MSB
	15	A hada dalam. Malan dalam		
	31		<b>i</b> 7	LSB

SM 87-08

Box 42

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives b 17 Principles of Operation for the Master Sequence Controller

Prepared for

Rockwell International Corporation Space Division 12214 Lakewood Blvd. Downey, CA 90241

26 April 1976

Under Purchase Order No. MAJ7XMA-483019

IBM No. 6246556A

MS87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

Federal Systems Division, Owego, New York 13827

IOP MSC INSTRUCTION REPERTOIRE

#### TABLE OF CONTENTS

Section		Page
1.0 1.1 1.2.1 1.2.2.3 1.2.1 1.2.2.3 2.1 2.1 2.1 2.2.2.3 2.4 3.0 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.6 3.7 3.8 4.0	MASTER SEQUENCE CONTROLLER—— ADDRESSING, DATA, AND INSTRUCTION FORMATS—— MSC REGISTERS—— MSC PROGRAMMABLE REGISTER—— OTHER MSC VISIBLE REGISTERS—— MSC INPLEMENTATION————————————————————————————————————	1 3 8 8 13 14 16 20 21 23 26 27 37 45 49 52 67 79 91 98
Appendix A		9
inpediate A		

LIBRARIES

# LIST OF FIGURES

Figure	그렇게 하는 그 없다면 보다 하는데 그래요?	Page
1.1	MSC-Computed Main Memory Addresses	4
1.2	Basic MSC Instruction Formats	5
1.3	Number Representation In MSC Accumulator	10
1.4	Number Representation In Index Register	10
1.5	MSC Local Store Usage	15
2.1	MSC States	18
3.1	Sample Code Using @SEC	65
3.2	@NIX Instruction Execution	7 <b>C</b>
3.3	General Repeat Instruction Execution	82
4.1	MSC Code To Call An External Call Routine	100

LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Box 42

b 77

# LIST OF TABLES

<u>Table</u>	<u> </u>	Page
1.1	MSC Characteristics	2
1.2	MSC Long Format Modes	7
1.3	MSC Status Register	11
2.1	MSC States	19
2.2	IOP Errors Affecting MSC Operation	24
3.1	List Of Register Operations	53
3.2	Register Immediate Instruction	68
3.3.	Repeat Instructions	81

BHARIES

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents

1

0

The Master Sequence Controller (MSC) is a micro programmed computer specifically tailored for I/O Management within the Space Shuttle General Purpose Computer (GPC). As such, it has extensive and programmable capabilities for monitoring and controlling the basic I/O operations performed by upwards to 24 Bus Control Elements (BCE's) which are implemented in the baseline GPC. These capabilities include setting up, scheduling, and initiating BCE programs, monitoring the status of BCE operations, and communicating overall completion of these operations to the CPU.

Table 1.1 summarizes the characteristics of the MSC.

## MSC CHARACTERISTICS

Single Accumulator I/O Management Computer CONTROL STRUCTURE - Microprogrammed PROGRAMMABLE REGISTERS -

> 32 Bit ACCUMULATOR (ACC) 18 Bit INDEX REGISTER (X) 18 Bit PROGRAM COUNTER (PC)

PROGRAM

18 Bit STATUS REGISTER

25 Bit PROGRAM EXCEPTION REGISTER

REGISTERS 25 Bit BUSY/WAIT REGISTER 24 Bit BCE-MSC INDICATORS 5 Bit FAIL DISCRETES

12 Bit IOP PROGRAMMABLE INTERRUPT REGISTER

18 Bit EXTERNAL CALL REGISTER

INSTRUCTION

16 Bit SHORT/32 Bit LONG FORMATS -

INSTRUCTION - 47 SHORT FORMAT/10 LONG FORMAT (NOT COUNTING ADDRESSING MODES) REPERTOIRE

ADDRESSING

131,072 32 Bit FULLWORDS/262,144 16 Bit HALFWORDS

SPACE

MODES

ADDRESSING

IMMEDIATE, ABSOLUTE, INDEXED,

PC RELATIVE

DATA FORMAT

SIGNED, TWO'S COMPLEMENT INTEGER

SPECIAL FEATURES

INITIALIZE AND MONITOR BCES. RESPOND TO CPU REQUESTS TO

CHANGE PROGRAM (EXTERNAL CALL) .

TY LIBRARIES

2 :

# 1.1 ADDRESSING, DATA AND INSTRUCTION FORMATS

The MSC may directly address up to 262,144 16-bit halfwords or 131,072 32-bit fullwords. To achieve this, all main memory addresses computed by the MSC are represented as 18-bit absolute numbers, as pictured in Figure 1.1. The upper 17-bits (bits 0 through 16) represent the fullword location, and the lowest bit (bit 17) the halfword portion of the addressed fullword. A 0 in this lower bit refers to bits 0-15 of the 32-bit fullword; a 1 refers to bits 16-31. When used as a fullword address, bit 17 is ignored. Thus, H'276' and H'277' refer to the same fullword.

All data referenced as numbers by the MSC are treated as signed two's complement binary integers.


There are three basic instruction formats used by the MSC and they are depicted in Figure 1.2.

Short format 1 is used primarily by instructions dealing with memory and the MSC accumulator. It has the following fields:

<u>Field</u>	Field Description
OP	This 4-bit field defines the basic operation to be performed by the MSC
I	This bit serves either as an opcode extension or as an index mode specification in address generation
DISP	This 11-bit field serves either as immediate data or as a PC relative address displacement.

Short format 2 is used by the register operation, register immediate, repeat, and conditional branching instruction classes. It has the following fields:

<u>Field</u>	Field Description
OP	This 4-bit field defines the basic operation class to be performed by the MSC
I	This bit serves either as an opcode extension or as an index mode specification in address generation
OPX	This field is an extension of OP
DISP	This field serves as either immediate data or as a PC relative address displacement.




Halfword Selector

MSC-Computed Main Memory Addresses.

Dr. James E. Tomayko Collection of NASA Documents 87-08


Wichita State University Libraries, Special Collections and University Archives

b 17




Index Specification or OPX

Short Format 1



= Index Specification or OPX

Short Format 2



(c) Long Format

Figure 1.2. Basic MSC Instruction Formats.

Dr. James E. Tomayko Collection of NASA Documents SM

Wichita State University Libraries, Special Collections and University Archives

3 is used for all long 32-bit instructions, and has the following fields:

<u>Field</u>	Field_Description
OP	This 3-bit field defines the basic operation to be performed by the MSC
DISP1	This 5-bit field defines such things as BCE numbers, short displacements, etc.
DISP2	This 18-bit field is used in conjunction with I and M to generate both 18 bit main memory addresses and immediate data.
I,M	These two bits define the way that DISP2 is to be used in formation of values used by the instruction for main memory addresses and immediate data.

Table 1.2 summarizes the use of I,M and DISP2.

Note that all long format instructions must be located on even fullword boundaries. A long format instruction beginning on an odd halfword boundary will result in a "Boundary Alignment" error termination.

SM

87-08

Parenthesis used around a quantity indicate that it is to be treated as an 18-bit main memory fullword address (least-significant bit ignored) and that the effective value is found in fullword.

#### NOTES:

\* When the effective value is used as immediate data, the most-significant bit is sign-extended 14 places to the left

Box 4 3

Ŧ

0

ECTIONS

SM

87-08

# 1.2 MSC REGISTERS

#### 1.2.1 MSC PROGRAMMABLE REGISTER

The MSC contains 3 registers under direct program control. They are:

ACC - A 32-bit accumulator

X - An 18-bit index register

PC - An 18-bit Program Counter

The ACC is a 32-bit register capable of accumulating a fullword of data from memory. MSC instructions are available to load, modify, test and store this register. The ACC is also used to contain bit masks for status and polling applications.

Data representation of numbers held by the ACC is a signed, two's complement, 32-bit integer, with the sign bit in bit 0 and the binary point to the right of bit 31 (Figure 1.3).

The Index register may be used both in generating 18-bit main memory addresses and as a holding register for signed two's complement 18-bit integers. When treated as an address, it is formatted as in Figure 1.1. When treated as a number, it is formatted as in Figure 1.4.

The Program Counter is an 18-bit register that indicates the main memory halfword or fullword location of the MSC instruction presently being executed. It is formatted as a standard 18-bit address as in Figure 1.1.

#### 1.2.2 MSC STATUS REGISTER

The status of the MSC is kept in the following three registers:

- 1) MSC Busy/Wait Bit Bit 0 of the IOP Busy/Wait Register. A 1 in this bit indicates that the MSC is currently executing a program located in main memory. A 0 indicates it is not busy. This bit is set via a PCO from the CPU to activate the MSC, and reset by the MSC upon completion of a program.
- 2) MSC Program Exception Bit bit 0 of the IOP Program Exception Register A 0 indicates that the MSC has encountered some problem in the execution of an MSC program. A 1 indicates that no problems were encountered. This bit is maintained by the MSC microcode.

3) MSC Status Register - An 18-bit register found in register C7 in the MSC segment of Local Store (See Figure 1.5). This register contains copies of the MSC Busy/Wait bit and the MSC Program Exception bit. If the latter bit is set, this register also indicates the exact cause of the exception, as indicated in Table 1.3. It is set automatically upon the detection of an exception or as part of MSC execution of an DREC instruction, and may be read by the MSC with a DLMS instruction.


#### PROGRAMMING NOTE

The macro programmer can:

- 1) Reset STAT1 (Hardware register) via a PCO command.
- 2) Clear or change the MSC status register via a PCO command.
- Reload the MSC status register using an OREC instruction. 3)


Execution of any of the three cases above will alter the MSC To guard against their possible interference with Register. system operation the following principles should be adhered to:

- While the MSC is busy do not attempt to alter 1) STAT4 Registers by using PCO commands.
- 2) While the MSC is busy do not attempt to change the MSC Status Register via PCO's.
- 3) Be aware that when the MSC returns from an external (@REC) the MSC Status Register is loaded.



Sign

Figure 1.3. Number Representation in MSC Accumulator



Number Representation in MSC Index Register.

WICHITA

# TABLE 1.3 MSC STATUS REGISTER

	151	i	1	1		1		1	7		ī	
RESERVED	TI	- 1	SIOI	LBP	LBB	1	ALIGN	1	ILL	ERR	1	BUSY/
	_LFL	_1	ERRI	ERRI	ERR	1		1	OP		1	WAIT
	89	10	11	12	13		14		15	16		17

- STAT4 bit 0 The Busy/Wait bit for the MSC. Ιt always be 1 while instructions are being executed.
- Bit 16 STAT1 bit 0 - The program exception bit for the This bit will be set to one only if the execution of some previous instructions resulted in an error of Bits 15 through 8 catalog the exact error. bit is the inverse of the MSC program exception bit.
- Bit 15\* Illegal opcode. If set, this bit indicates that an illegal opcode was encountered at some point in the past.
  - Bit 14\* Boundary alignment error. If set, this bit indicates that a long format instruction was encountered at an odd halfword boundary.
  - Bit 13 LBB error. The BCE that was specified by a previous albb instruction was busy or halted at the time the instruction was executed, and consequently its Base Register was not loaded.
  - Bit 12 LBP error. The BCE that was specified by a previous DLBP was busy or halted at the time the instruction was executed, and consequently its Program Counter was not loaded.
  - SIO error. A previous execution of an @SIO instruction Bit 11 to set at least one BCE to busy that was already busy.
  - Bit 10,9 Reserved.
  - Bit 8 Self test failure. The execution of a previous MSC self test instruction detected a fault in the MSC.

Note that the only way this bit could be set when an DLMS is executed is if this error condition was detected in the past, and the CPU clearing the status word first. CPU restarted the MSC without

SM Dr. James E. Tomayko Collection of NASA Documents

Box 4

ب

Wichita State University Libraries, Special Collections and University Archives

PH

In addition to the register described above, there are other IOP registers that are accessible by an MSC program. several These registers include the:

- Program Exception Register (STAT1 Register) register containing one bit per processor. 25-bit A 0 in bit position i indicates that processor i (0=MSC,1-24=BCE) encountered some sort of exceptional condition. An exdescription of the cause of the exception may be found processor(i)'s status register.
- Busy/Wait Register a 25-bit register containing one bit per processor. A 1 in bit position i indicates that processor(i) is presently executing a program. A 0 indicates that the processor is inactive.
- BCE-MSC Indicator Register a 24-bit register containing one bit per BCE. BCE(i) may set or reset bit (i) under BCE program control (See #SIB, #RIB). Various BCE errors will also set this bit to 1. The MSC DRBI instruction may reset of these bits. There is no hardware defined meaning for these values. They may be used freely to indicate any programmer specified convention.
- Fail Discrete Register these discretes are grouped as a single register, and are used in the redundancy management process to indicate failed GPC units. The IOP Functional Description (IBM No. 74-A31-026) should be referenced for their exact use.
- IOP Programmable Interrupt Register this 12-bit register may be set by the MSC to specify any combination of 12 CPU interrupts. The exact meaning of each interrupt determined by convention between the MSC program and the CPU interrupt handling program.
- External Call Register this 18-bit register may be set to point to a program that it wishes the MSC to the CPU execute. The MSC resets the register to when zero The Sample For External Call (@SEC) started the program. instruction and section 4.0 should be referenced additional detail.

The Program Exception register may only be read. The Busy/Wait and Fail discrete registers may be both read and set. BCE-MSC Indicator register may be read or reset. The IOP Programmable Interrupt Register may only be set. The External Call register may be set by the CPU and reset by the MSC.

#### 1.3 MSC IMPLEMENTATION

The MSC as implemented within the IOP consists of:

- o Segment O of Banks A,B and C of Local Store. This contains the ACC, X, PC, Status Register, and all other working registers needed to implement the MSC instruction set.
- o Bit 0 of the IOP Busy/Wait Register.
- o Bit 0 of the IOP Program Exception Register.
- o Bit 0 of the Halt Register
- o Microprogram Counter 0. This contains the ROS address of the next micro-instruction to be executed as part of the execution of the present MSC instruction.

As described in the IOP Functional Description (IBM No. 74-A31-016), the operation of the MSC is time-shared with operations for the BCE's. This time-sharing is performed at the micro-instruction level, where the IOP executes one MSC micro-instruction from ROS (The one indicated by the MSC micro-program counter) then a micro-instruction for several of the BCE's, followed by an MSC micro-instruction, etc. MSC micro-instructions normally occur at 2 microsecond intervals with the exception of every eighth MSC micro-instruction which occurs 2.5 microseconds after the preceding instruction. The only MSC-related operation carried on during non-MSC microcycles are memory operations, previously requested by MSC, and CPU-directed PCI/O.

The general makeup of the Local Store segment dedicated to the MSC is shown in Figure 1.5. All unlabelled words are reserved as temporary working registers during the execution of a single MSC instruction. After each instruction, however, only the labelled contenets are assumed to be properly maintained.

The PCI/O operations of reading or writing to any of these locations may occur at any time, although writing into MSC local store while the MSC is busy will generally result in unpredictable MSC behavior.

point Collecti	NASA Docume	7 2
otion ond	nents	퓌.
		1
ě.		9

87-08

BANKA	BANKB	BANKC	WORD
			0
			1
PC	IH	i i i i i i i i i i i i i i i i i i i	2
X	AH	AL	<b>3</b>
	n ist typ Missien		. 4
		, (20 a C a C a C a C a C a C a C a C a C a	5
		ECR	6
		ST	7

PC MSC Program Counter

X MSC Index Register Upper 16 bits of present MSC instructions IH

(Right justified with Bits 0 and 1 ignored)
Lower 18 bits of last instruction word that IL

was read from memory. Bits 0-15 of MSC accumulator (right justified into local store. Bits 0,1 ignored). AH

into local store. Bits 0,1 ignored).
Bits 16-31 of MSC accumulator (right justified as for AH) AL

ECR External Call Register

ST Bits 0-17 of MSC Status Register (Right justified)

MSC Local Store Useage

SM

87-08

During normal operation the MSC can be in one of three states: Halt, Wait and Busy. In the Halt state the MSC is physically restrained from performing any operations; in the Wait state the MSC is awaiting a command to execute a program; and in the Busy state the MSC is executing MSC programs from main store. Figure 2.1 and Table 2.1 summarize these states and the transitions between them.

Typical state transitions are as follows:

- During any system or CPU-directed MSC reset, the MSC is in the Halt state.
- 2) Upon release from the Halt state, the MSC enters the Wait state
- 3) A sequence of PCO's from the CPU initializes the MSC, and places it in the Busy state.
- In the Busy state, the MSC is executing a program located in main memory. It exits the Busy state only upon execution of a Wait instruction, detection of an invalid instruction, or some MSC reset signal. In all but the latter case, the MSC re-enters the Wait state; in the latter case it is forced to the Halt state.

The two bits that indicate the current state of the MSC are its Halt bit (Bit 0 of the IOP Halt register) and its Busy/Wait bit (Bit 0 of the IOP Busy/Wait register). In addition, the MSC Program Exception bit indicates if the MSC has found an error during its last period of time in the Busy state. If it has found an error, the MSC Status Register contains a record of the error.

The following sections describe each state in detail.

#### 2.1 HALT STATE

The primary purpose of the Halt state is two-fold:

- Allow the external world to reset MSC operation to a known condition.
- Upon the detection of very serious IOP faults (such as failure in the microstore) to isolate the MSC and prevent it from performing potentially erroneous operations.

Entry and exit from the Halt state are controlled by the value of a single "MSC Halt" status bit which is part of the IOP Halt Register. As long as this bit is set, the MSC microprogram counter is

forced to point to a micro-instruction that performs no operation other than clear the MSC Busy/Wait bit. The Halt bit may be set at any time, and effectively terminates anything that the MSC is doing.

S 87-08

Dr. James E. Tomayko Collection of NASA Documents Box 42

Wichita State University Libraries, Special Collections and University Archives




Figure 2.1 MSC States

SM

87-08

#### TABLE 2.1

# MSC STATES

FO D					STATI	CATORS
70 77 77 77 77 77 77 77 77 77 77 77 77 7	STATE	ENTERED FE	ROM_STATE/WHEN	ACTION TAKEN IN STATE	HALT	BUSY/ WAIT
0000	HALT	ANY STATE	- MASTER RESET	HARDWARE FORCED MICRO BRANCH TO DO NOTHING	0	0
			- FAIL LATCH SET FOR THIS GPC - PCO SPECIFYING MSC HALT	MICRO INSTRUCTION.  BUSY/WAIT, STATUS,  EXTERNAL CALL REGISTER,  AND PROGRAM EXCEPTION  BIT CLEARED UPON EXIT.		
	WAIT	HALT	- PCO TO CLEAR BIT	MONITOR BUSY/WAIT BIT FOR TRANSITION TO BUSY	1	0
5.		BUSY	- EXECUTION OF "WAIT" INSTR - ILLEGAL OPCODE - BOUNDARY ALIGN- MENT ERROR			
	BUSY	WAIT	- PCO SETS BUSY/ WAIT BIT	EXECUTE MSC PROGRAM SET PROGRAM EXCEPTION BIT AND STATUS WORD UPON DETECTION OF ANY PROBLEM	1	1

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

The signals that set the MSC Halt bit to 0 (halt MSC) include:

- 1) BCE/MSC disable discretes or discrete input 0.
- 2) Power-up/down signal.
- 3) Setting of the Fail Latch for this GPC by either the Redundancy Management voting logic or IOP detected serious errors such as ROM parity error or timing failure.
- 4) A "Master Reset" PCO from the CPU.
- 5) A "Halt Processor" PCO from the CPU with a 1 in bit position 0.

The first four signal classes also halt all BCE's.

Exit from this state to the Wait state occurs only when the following occurs:

- 1) "BCE Disable" discrete is reset.
- Power-up sequence is complete.
- 3) Fail latch is reset.

and a CPU "Enable Processors" PCO with bit 0=1 is present.

Upon any exit from the Halt state, the MSC Program Exception bit is set to 1 and the MSC Status Register is cleared to 0 to indicate that no errors exist. The MSC also clears the External Call register at this time.

#### 2.2 WAIT STATE

In the Wait state, the MSC is prepared to be told to perform an MSC program. This Wait loop is implemented by a micro-routine that monitors the status of the MSC Busy/Wait bit. The MSC remains in the Wait state as long as this bit is reset to the "wait" value. Setting this bit to a "busy" condition causes the MSC to transit to the Busy state. This transition consists of using the present value of the MSC's Program Counter as the starting address of an MSC program in main store.

Entry to the Wait state occurs either upon exit from the Halt state, as described above, or by a transition from the Busy state. The MSC performs this latter transition when any of the following occur:

- 1) A "Wait" instruction is executed.
- 2) An instruction with an illegal opcode is encountered.
- 3) A valid long format instruction is found starting on an odd halfword boundary.

In the latter two cases, the following actions are performed prior to entering the Wait state:

- 1) The MSC Program Exception bit is set to 0.
- 2) The MSC Status Register is set to indicate the exact cause of the error.
- 3) The MSC Program Counter is left pointing to the offending instruction.

The Program Exception bit and Status Registers may also be set when other errors are detected while the MSC is in the Busy state; in these cases, however, the MSC continues execution of the program.

Exit from the Wait state is normally to the Busy state. This is done by the CPU via a sequence of PCO's; these typically include:

- 1) A "Load Local store" PCO to clear the MSC Status Register (if set).
- 2) A "Reset Program Exception Register" PCO with a 1 in bit 0 (again used only when MSC has indicated an error).
- 3) A "Load Local Store" PCO to point to the start of the desired MSC program in main store.
- 4) A "Start MSC" PCO to set the MSC Busy/Wait bit.

Note that the first two are needed only to recover from an MSC error, and the third is needed only if the MSC program counter must be reset. They may not always be necessary, since the Wait instruction (@WAT), when executed, leaves the PC pointing to the next sequential instruction, which in turn may be programmed as a simple jump back to the beginning of the MSC program. In this case, the CPU needs only to issue the "Start MSC" PCO to restart the MSC program.

#### 2.3 BUSY STATE

In the Busy state, the MSC is in the process of executing a program out of main store. A value of 1 in the 0 bit of the IOP Busy/Wait Register indicates this condition.

The Busy state may be entered only from the Wait state, as described in the previous section. When the transaction occurs, the MSC uses whatever value is presently in its Program Counter to fetch the first instruction from memory and start executing it. The MSC continues executing instructions until either a Wait instruction or some kind of invalid instruction is encountered. In either case, the MSC transitions back to the Wait state, again as described in the previous section.

While the MSC is in the Busy state, the CPU may execute any PCI without problem. However, all PCO's that write into MSC Local store should be carefully controlled since the MSC is not aware that this action has occurred, and the resulting MSC program execution may be unpredictable.

#### ERROR MODES 2.4

During execution of an MSC program, the MSC may encounter one or more errors. These errors may be due to either faulty programming or actual hardware faults. Many can be detected by the IOP microprograms that support the MSC functions, and are reflected by the setting of various status bits in the MSC Status Register and the MSC Program Exception bit. If the error is serious enough, the MSC terminates the instruction and enters the Wait state.

Table 2.2 summarizes all known errors that can affect operation; how they are detected; and the actions taken upon their detection.

SM

87-08

Box 42

49

WICHITA STATE UNIVE

TABLE 2.2

# IOP ERRORS AFFECTING MSC OPERATION

		4 8
ERROR	DETECTED_BY	<u>ACTION</u>
Illegal MSC Instruction Opcode	Microcode	Set MSC Program Exception Bit, Set Status bits 15, 16, Enter Wait State
32 BIT MSC Instruction Starting on Odd Boundary	Microcode	Set MSC Program Exception Bit, Set Status Bits 14, 16. Enter Wait State
Attempt to Start Busy BCE, or @SIO with ACC[0]=1.	Microcode	Set MSC Program Exception Bit. Set Status Bits 11, 16. Continue Instruction.
Attempt to Load PC of Busy BCE, or @LBP with BCE number=0.	Microcode	Set MSC Program Exception Bit. Set Status Bits 12, 16. Continue Instruction.
Attempt to Load Base of Busy or halted BCE, or @LBB with BCE number=0.	Microcode	Set MSC Program Exception Bit. Set Status Bits 13, 16. Continue Instruction.
DMA Parity Error on Instruction Read	DMA Channel	Make up all 0's instruction and give to MSC. MSC will terminate with "Illegal Opcode" Interrupt CPU.
DMA Parity Error on Data Read, DMA timeout,	DMA Channel	No data is given to MSC. MSC loops indefinitely. Interrupt CPU.
Queue Overflow.		
IOP Faults IOP Microstore Parity Error, Clock Failure, Terminal Control plus watch-	IOP Hardware	MSC Halt bit set to 0, and MSC enters halt state. Interrupt CPU.

THIS MATERIAL MAY B NOTECTED BY COPYRIGH (TITLE 17 U.S. CODE)

Wichita State University Libraries, Special Collections and University Archives

dog timer time out, or fail latch set.

Self Test detected MSC fault

MSC Self-Test Instruction

Set MSC program exception bit. Set status bits 8,16.

Self-Test generated parity error.

IOP Hardware

Force all processors to the Halt state, set Busy/Wait bits of all processors to Wait.

NOTE:

The MSC Program Exception bit registers an error when it is set to zero.

following subsections include descriptions instructions presently supported by the MSC. The format for the description of each instruction is as follows:

- The general name of each instruction appears in the left of the first page describing that instruction.
- The assembler abbreviation appears in the upper right corner.
- The format of the instruction, including binary opcode assignments and field designations.
- A table (where appropriate) relating addressing mode bits to their effect on parameters used in the instruction execution, these addressing modes are signalled to the assembler.
- A textual description of the instruction and its uses. 0

These instructions are grouped into several classes with short prologue at the beginning of each class. These classes include:

#### Paragraph

3.1	ACCUMULATOR/MEMORY INSTRUCTIONS
3.2	BRANCHING INSTRUCTIONS
3.3	CONDITIONAL SKIP INSTRUCTIONS
3.4	BCE REGISTER LOAD INSTRUCTIONS
3.5	MSC DIRECT REGISTER OPERATIONS
3.6	MSC REGISTER IMMEDIATE INSTRUCTIONS
3.7	REPEAT INSTRUCTIONS

SPECIAL INSTRUCTIONS

The Accumulator/Memory Instruction set allows the 32-bit MSC Accumulator (ACC) to be modified by arguments found in memory, and for copies of the ACC to be stored in memory. Most of these instructions are short 16-bit formats of the form of Figure 1.2(a), and allow PC relative or indexed PC relative addressing. Long format instructions of this class are as shown in Figure 1.2(c), and absolute addressing of memory.


S 87-08

Dr. James E. Tomayko Collection of NASA Documents ب

Wichita State University Libraries, Special Collections and University Archives

0

11



Effective Address ("EA")

INSTR Format

. 9T ADDRESS

PC + Displacement PC + Displacement + X

9T ADDRESS (1)

#### NOTE:

- 1) PC refers to the updated program counter value - i.e., the address of the next instruction.
- 2) Bit 5 is the sign of the two's complement displacement field. The range of the displacement is -1024 to +1023 halfwords.
- X is the index register. 3)

#### DESCRIPTION

The fullword operand addressed by EA is loaded The program counter is incremented by one.

SM 87-08

WICHITA

Dr. James E. Tomayko Collection of NASA Documents Box

Wichita State University Libraries, Special Collections and University Archives

87-08

Box

1

뀨

0

WICHITA STATE UNIVERSITY

ī	17		<u>-</u>
1	111	DISPLACEMENT	i
1011	10111 1		1 1
0	3 4 5		15

Effective Address ("EA")

INSTR Format

0

PC + Displacement PC + Displacement + X

ADDRESS DA. ADDRESS (1)

NOTE:

- PC refers to the updated program counter value i.e., 1) the address of the next instruction.
- 2) Bit 5 is the sign of the two's complement displacement field. The range of the displacement is -1024 to +1023 halfwords.
- X is the index register. 3)

#### DESCRIPTION

The fullword operand addressed by EA is The program counter is incremented by one.

1II DISPLACEMENT 4

Effective Address ("EA")

INSTR Format

PC + Displacement PC + Displacement + X

Ø N ADDRESS 9N ADDRESS (1)

NOTE:

- PC refers to the updated program counter value i.e., the address of the next instruction. 1)
- Bit 5 is the sign of the two's complement displacement 2) field. The range of the displacement is -1024 to +1023 halfwords.
- 3) X is the index register.

#### DESCRIPTION

The fullword operand addressed by EA is logically anded to the accumulator. The program counter is incremented by one.

Dr. James E. Tomayko Collection of NASA Documents

RSHTY LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

REPRODUCED IN ANY FASHION, NOR FLA

III DISPLACEMENT 3 4 5

Ī Effective Address ("EA")

PC + Displacement PC + Displacement + X

DX ADDRESS ЭX ADDRESS (1)

NOTE:

- PC refers to the updated program counter value i.e., the address of the next instruction. 1)
- 2) Bit 5 is the sign of the two's complement displacement field. The range of the displacement is -1024 to +1023 halfwords.
- X is the index register.

#### DESCRIPTION

The fullword operand addressed by EA is Exclusive Or'ed the accumulator. The program counter is incremented by one.

MS

87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

III DISPLACEMENT 1010101 3 4 5

Effective Address ("EA")

INSTR Format

PC + Displacement PC + Displacement + X asT ADDRESS ADDRESS (1) **OST** 

NOTE:

- PC refers to the updated program counter value i.e., the address of the next instruction.
- Bit 5 is the sign of the two's complement displacement field. The range of the displacement is -1024 to +1023 halfwords.
- X is the index register. 3)

#### DESCRIPTION

A copy of the contents of the accumulator is stored in the fullword specified by EA. The accumulator is unchanged. The program counter is incremented by 1.


SM 87-08

Box

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

0...



EFFECTIVE ADDRESS (EA)

INSTR Format

Address Address+X alF alF

ADDRESS ADDRESS (1)

DESCRIPTION

This instruction loads the MSC Accumulator with a fullword from the memory location whose address is defined above. In a fullword load (T=0), the least-significant bit of the effective address is ignored.


SM Dr. James E. Tomayko Collection of NASA Documents 87-08

WICHITA STATE UNIVERSITY LIBRARIES

Box 4

Wichita State University Libraries, Special Collections and University Archives

무 0-



Ī

EFFECTIVE ADDRESS (EA)

INSTR Format

0

Address Address+X 9TH 9TH

ADDRESS ADDRESS (1)

#### DESCRIPTION

This instruction loads the MSC Accumulator with from the memory location whose address is defined above. halfword load (T=1), the effective address is used as a complete halfword address. The addressed halfword is placed in the lower 16 bits of the MSC Accumulator, with the upper 16 bits sign-extended.


# PROGRAMMING NOTE:

In the above instruction format, any non-zero value 8 thru 12 is treated as a valid "LOAD HALFWORD" Opcode.

87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives



EFFECTIVE VALUE E.V.

Address Address+X

ADDRESS ADDRESS (1)

DESCRIPTION

This instruction stores the MSC Accumulator into the memory location whose address is defined above. In a fullword store (T=0), the least-significant bit of the effective address is ignored and the entire MSC accumulator is stored in the addressed fullword.

SM 87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

b 77

WICHITA STAT THIS MATERIAL MAY BE

# III ADDRESS 11111111

1213

Ī EFFECTIVE VALUE E.V.

4

INSTR Format

Address Address+X

9

8

**DSTH** ADDRESS ADDRESS (1) @STH

#### DESCRIPTION

FORMAT:

This instruction stores the MSC accumulator into a memory location whose address is defined above. In a halfword store, address is used as a complete halfword address. 16 bits of the MSC Accumulator are stored in this halfword

#### PROGRAMMING NOTE:

In the above instruction format, any non-zero value in bits 8 thru 12 is treated as a valid "STORE HALFWORD" Opcode.

MS 87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

### BRANCHING INSTRUCTIONS

MSC instructions are normally executed in sequential order. instruction allows a departure from this sequential operation. The branches included in the MSC instruction set provide mechanisms for conditional branches, unconditional branches and subroutine calls, and returns from external calls (See Appendix A).

The conditional branches are short format instructions of the form of Figure 1.2(b). This format provides an 8-bit displacement that is added to the PC if the specified condition is

The unconditional branches and subroutine calls are 32-bit long format, as shown in Figure 1.2 (c). These instructions provide an absolute 18-bit address that is loaded into the MSC PC when the instruction is executed. As options, these addresses may be indexed or used as pointers to fullwords in memory containing the addresses. The latter option allows direct return from subroutines.

The instruction to return from an external call loads the MSC Accumulator, Index, and Status registers and in addition, causes the MSC to branch to a new location.

The result of executing any branch instruction places a new 18-bit address in the MSC PC. This address points to the next instruction to be executed, and may point to either an even or odd halfword boundary.

[COND. DISPLACEMENT CODE

Instruction Format

CONDITION, ADDRESS

## DESCRIPTION

This instruction selects the accumulator register to be tested. If any of the three conditions specified by the condition code field are true, the 8-bit two's complemented signed displacement added to the updated MSC program counter. This displacement has a range from -128 to +127 halfword locations. Branches may be made to even or odd halfword locations.

The three bits of the condition code field specify the following tests:

> Bit Register = 6 Register < 0 Register > 0

The following table summarizes all 8 combinations and the resulting tests.

COND. CODE				TEST					EXTEN			IDED MNEMONIC		
0		0	0	0		FALSE		DO	NOT	BRANCH				
1	•	0	0	1	8	ACC >	0					@BP		
2	-	0	1	0		ACC <	0					<b>ð</b> BN		
3	•	0	1	1		ACC ≠	0					@BNZ		
4	-	1	0	0		ACC =	0					aBZ .		
5	-	1	0	1		ACC ≥	0					<b>BNN</b>		
6	-	1	1	0		ACC S						@BNP		
7	-	1	.1	1		TRUE .	- 1	LWI	YS. I	BRANCH		aВ		

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

0

Wichita State University Libraries, Special Collections and University Archives

BRANCH ON INDEX

<u>abxc</u>

FORMAT:

ī		I CO	ND.	D.	IS	PL	AC	EMI	E N	T.	ī
1.		100	DE		1						1
101011	11011	11_1	_1_1	1_1	1		_1.	_L	_L	_1	_1
0	3 4	- 5	7	8							15

Instruction Format

a BXC

CONDITION, ADDRESS

DESCRIPTION


instruction selects the Index Register (sign extended to 32 bits) to be tested. If any of the three conditions specified by the condition code field are true in regard to the index register, the 8-bit two's complement signed displacement is added to the updated MSC program counter. The displacement has a range from -128 to Branches may be made to even or odd halfword halfword locations. locations.

The three bits the condition field specify the of code following tests:

> Bit 5 Register = 0 < 0 > 0 Bit 6 Register Register Bit 7

The following table summarizes all 8 combinations and the resulting tests.

COND.CODE	TEST	EXTENDED MNEMONIC
0 - 000	FALSE - DO NOT BRANCH X > 0	<b>ЭВХР</b>
2 - 010	x < 0	@ BX N
3 - 011 4 - 100	X ≠ 0 X = 0.	OBXNZ OBXZ
5 - 101	$X \ge 0$	a bx nn
6 - 110 7 - 111	$X \le 0$ TRUE - ALWAYS BRANCH	<b>DBXNP</b>



## DESCRIPTION

The MSC program counter is loaded with the lower 18 bits of the effective value. A branch to either an even or odd halfword is permitted.

UNIVERSITY LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents Box

Wichita State University Libraries, Special Collections and University Archives

-0

FOR RESEARCH THIS MATERIAL

### DESCRIPTION

This instruction implements a subroutine call. The current value of the MSC program counter plus the five bit positive integer (bits 8-12) is stored in the fullword specified by the lower 18 This quantity is zero padded on the left to fill the entire fullword. The MSC program counter is then loaded with the sum of the lower 18 bits of E.V. and two.

### PROGRAMMING NOTE

This instruction is typically used to call a subroutine. typical subroutine sequence is:

DCALL 4, SUB ARGUMENT FIRST INSTRUCTION AFTER RETURN SUB +0 USED FOR RETURN ADDRESS SUBROUTINE BODY SUBROUTINE RETURN aBua SUB

The effective value used in the subroutine call may be either With an odd address, the least-significant bit is ignored when the return address is stored, but is considered when the

Dr. James E. Tomayko Collection of NASA Documents

2

Wichita State University Libraries, Special Collections and University Archives

F

branch is taken. Thus a @CALL 2,101 will cause the return address to be stored in fullword 100, but a branch to 103 will be taken.

As with any instruction that writes information into memory, the affected memory location must not be storage protected.

Wichita State University Libraries, Special Collections and University Archives

FORMAT

1			7
	III .	DISPLACEMENT	
1110	11101_1_1		_1_1_1
0	3.4.5		15

Effective Address ("EA") 2 Ι

INSTR Format

PCl + Displacement PCl + Displacement + X @REC Address @ REC Address (1)

NOTF:

- FC is updated PC, i.e. address of instruction following @REC. 1)
- FA is treated as a fullword address.

### DESCRIPTION

This instruction loads the MSC Status Fegister, Accumulator, Index Register, and Program Counter from 4 consecutive fullwords starting at the memory location specified by EA. These registers are loaded as follows:

# Fullword Location

## Register

E.A.	bits	14 to 31	MSC	Status Register
		bits 0 to 31	MSC	Accumulator
		bits 14 to 31	MSC	Index Register
E.A.	+, 6,	bits 14 to 31	MSC	Program Counter

The load of the PC causes the MSC to branch to location was specified by the contents of location E.A. + 6. Additionally the load of the Status Register also causes the MSC (bit 0 of STAT 1 Register) to be set to match Program Exception Bit the conditions indicated by bit 30 of the fullword addressed by E.A. If bit 30 is 1, then the Program Exception Bit is set to 0 (error logged into Status Register); if bit 30 is 0, then the Program Exception bit is set to 1 (no errors).

## PROGRAMMING NOTE

This instruction allows an orderly and complete return to a program whose execution was suspended by the execution of a DSEC (Sample for External Call) instruction with a non-zero Local Store The DSEC instruction should be seen for more detail on Register C6. this use.

Dr. James E. Tomayko Collection of NASA Documents

Box

Wichita State University Libraries, Special Collections and University Archives

@REC may also be used to reload the MSC to a completely known state. This allows an MSC program to completely reset all registers including the Status Register, after it has found that, for example, it executed a @SIO with a busy BCE. However, care must be taken in such circumstances to make what is placed into the Status Register meaningful. Bit 31 of fullword addressed by EA must be 1 -- the MSC is still busy. Likewise, if bit 30 is 0, then all error indication in bits 25 to 29 should be 0 also. If bit 30 is a 1, then what is loaded into the rest of the Status Register should indicate the kind of error being flagged.

44

DPYRIGHT LAW

ERSITY LIBRARIES

MS 87-08

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives Box

0

 $\tt MSC$  instructions are normally executed in sequential order. A conditional skip instruction allows this normal sequential operation to be slightly modified. On the basis of some condition specified by the instruction, one or more sequential instructions following the conditional skip may be ignored. Execution is resumed at the instruction immediately following the skipped instructions.

45

1	- 1 1	-			ī
1	1		DISPLACEMENT		i
1110	10111 1	_1	_1_1_1_1_1/1 1	1.1	i
0	3 4	5		1	5

Effective Address ("EA")

INSTR Format

PC + Displacement PC + Displacement + X

@TSZ ADDRESS DTSZ ADDRESS (1)

NOTE:

- PC refers to the updated program counter value i.e., 1) the address of the next sequential instruction.
- 2) Bit 5 is the sign of the two's complement displacement field. The range of the displacement is -1024 to +1023 halfwords.
- 3) X is the index register.

## DESCRIPTION

The fullword addressed by EA is incremented by one and rewritten into memory at the same location (EA). If the incremented value is zero, the next instruction is skipped (program counter incremented by two). Otherwise, the program counter is simply incremented by one.

### PROGRAMMING NOTE:


As with any instruction that writes information into memory, the affected memory location (EA) must not be storage protected.

MICHITA

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

ADDRESS (1)



(Address + X)

\* This 18-bit quantity is treated as a two's complement number, and the most-significant bit is sign extended 14 places to the left to fill 32 bits.

ac

## DESCRIPTION

The 32-bit effective value is arithmetically compared to The present program counter is incremented by: accumulator.

- +2 If ACC > E.V.
- +3 If ACC < E.V.
- +4 T.f ACC = E.V.

SN


WICHITA STA

87-08

Dr. James E. Tomayko Collection of NASA Documents 1 م

Wichita State University Libraries, Special Collections and University Archives

Ŧ 0



This 18-bit quantity is treated as a two's complement number, and is right-justified with 14 leading 1's to fill 32 bits.

# DESCRIPTION

The effective value is logically anded with the If the result is not zero, then the program counter is incremented by 3 (skip next halfword). Otherwise, the program counter is incremented by two (execute next instruction). The original accumulator contents are not changed by this instruction.

Wichita State University Libraries, Special Collections and University Archives

These instructions are long formats (Figure 1.2(c)), specify which BCE is to be loaded, and an 18-bit absolute address to be loaded into the specified register. Options allow the number of the BCE to be loaded to come from either the instruction or the MSC Accumulator. Other options allow the 18-bit addresses to come directly from the instruction or from the lower 18-bits of a fullword from memory. Indexing may be specified to facilitate table lookups of these quantities.

D

Wichita State University Libraries, Special Collections and University Archives

Ţ,

Ī	1 17	111		BCE # [M] ADDRESS
0	11111	3 4 5	78	121314 31
Ī		<u>M</u>		EFFECTIVE VALUE E.V. INSTR Format
0		0 1 0		Address
1		1		(Address + X)

DESCRIPTION

"BCE NUMBER" (Bits 8 through 12) specifies a BCE processor. If the field is non-zero, the field value selects the BCE. If the field is zero, the lower 5 bits of the MSC accumulator, 27 to 31) specify the desired BCE.

If the specified BCE is in the Wait State, the effective value, computed according to the above table, is stored in the BCE's base register. If the specified BCE is busy or is halted, bit 13 in the MSC status register is set, the MSC Program Exception bit is set to 0 (error), and nothing is done to the specified BCE processor.

In both cases, the MSC program counter is incremented by 2, and the next sequential instruction is executed.

# PROGRAMMING NOTE

The IOP interprets a BCE number of 0 as the MSC, and consequently, if an  $\partial LBB$  instruction is executed with a final BCE number of 0 (a possibility only if the ACC = 0), the MSC will test itself and find itself busy. This results in the previously described error action being taken.

Dr. James E. Tomayko Collection of NASA Documents

2

Wichita State University Libraries, Special Collections and University Archives

T

albp BCE, ADDRESS (1)

albra BCE, ADDRESS (1)

LIBAARIES

SM

87-08

Box

I

П

-0

	111	ADDRESS	
11111	1 <u> 1   0 </u> 3 4 5	1 1	31
Ī	<u>M</u>	EFFECTIVE VALUE E.V.	INSTR Format
0	0	Address	DLBP BCE, ADDRESS DLBPD BCE, ADDRESS

Address + X

(Address + X)

### DESCRIPTION

0

"BCE NUMBER" (Bits 8 through 12) specify a BCE processor. If the field is non-zero, the field value selects the BCE. If the field is zero, the lower 5 bits of the MSC accumulator (bits 27 to 31) specify the desired BCE.

If the specified BCE is in the Wait State, the effective value, computed according to the above table, is stored in that BCE's program counter. If the specified BCE is busy or halted, bit 12 of the MSC status register is set, the MSC Program Exception bit is set, and nothing is done to the specified BCE processor.

In all cases, the MSC program counter is incremented by 2, and the next sequential instruction is executed.

## PROGRAMMING NOTE

The IOP interprets a BCE number of 0 as the MSC, and consequently, if an OLBP instruction is executed with a final BCE number of 0 (a possibility only if the ACC = 0), the MSC will test itself and find itself busy. This results in the previously described error action being taken.

Wichita State University Libraries, Special Collections and University Archives

The MSC instruction set includes a class of instructions that allow the MSC to read or set various IOP registers, not all of which are associated with the MSC. These registers include the Busy/Wait register, the Program Exception Register, the BCE-MSC Indicators, the MSC Status Register, the Fail Discretes, and the External Call register.

All the Register Operations are 16-bit short format instructions of the form shown in Figure 1.2(b) with a common opcode of 1110, and an I-bit of O. Each Register Operation has a separate OPX field, as shown in Table 3.1.

<u>OPX</u>		<u>OPERATION</u>
0	LAR	Load MSC ACC with specified IOP register
1	SFD	Set Fail Discrete Register by ORing it with MSC accumulator bits 0,1,2,3 and 4.
2	RFD	Reset Fail Discrete Register A 1 in ACC Bit i will clear Fail Discrete Register Bit i. A 0 in the ACC causes no change.
3	LMS	Load MSC ACC with MSC Status Word.
4	SIO	Start BCE's by Or'ing accumulator with busy/wait register (STAT4). A one in bit position i of the ACC will place BCEi in busy state.
5	XAX	SWAP ACC AND X. The lower 18 bits of ACC go into X, and X is sign extended to fill ACC.
6	SEC	Sample for External Call. Check MSC Local Store register C6. If non-zero, save MSC register and branch to specified program.
7	RBI	Reset BCE indicator. Reset the specified BCE's indicator bit to 0.

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

87-08

Box

2

49

FORMAT:

```
REGI
```

# INSTR Format

DLAR REGISTER

## DESCRIPTION

This instruction allows the MSC ACC to be loaded, under program control, with a specified IOP register. The REG field determines which IOP register is involved. The following table summarizes the REG field assignments.

	IOP_REGISTER	
0	Program Exception Indicators - STAT	1
1	BCE-MSC Indicators	
2	FAIL DISCRETES	
3	BUSY/WAIT INDICATORS - STAT4	

In all cases, bit i of the indicated register goes into bit ACC. ACC bits with no corresponding IOP register bits are the zero filled.

Fail Discrete register bits are assigned as follows:

Bit 0	•	MSC inhibit Fail Discrete outputs
Bit 1-4	-	Input Fail Discretes 1-4
Bit 5-8	-	Output Fail Discretes 1-4
Bits 9-31	-	Zero

INSTR Format

FORMAT:

DSFD

DESCRIPTION

This instruction allows the MSC ACC bits 0,1,2,3, and 4 to be logically OR'ed with the Fail Discrete register. Thus, a 1 in bit i of the ACC (i=1,2,3,4) will set the equivalent Fail Discrete bit. 0 will cause no change.


inhibit the output of Setting bit 0 will the four fail from bits 1-4 of the four Fail Discrete registers, but will discretes not affect the way these bits may be changed by aSFD or aRFD.

SN

Dr. James E. Tomayko Collection of NASA Documents Box 1

Wichita State University Libraries, Special Collections and University Archives

55



# INSTR Format

@ RFD

## DESCRIPTION

This instruction allows the Fail Discrete Register to be selectively reset. A 1 in MSC Accumulator bit i (i=0,1,2,3,4) will cause bit i in the Fail Discrete Register to be reset. A 0 in the MSC Accumulator causes no changed.

Resetting bit 0 of the Fail Discrete Register allows activation of the four fail discretes from the Fail Discrete Register bits 1-4.

SM87-08

Dr. James E. Tomayko Collection of NASA Documents Box 2

Wichita State University Libraries, Special Collections and University Archives


퓌 1 0

WICHITA

Dr. James E. Tomayko Collection of NASA Documents 1 Q

 $\neg$ 0-

FOPMAT:



INSTR Format

DLMS

FOR RESEARCH USE

DESCRIPTION

instruction allows the MSC ACC to be loaded under program control, with the MSC status word. The format of this status word as it is loaded into the ACC is as follows:

- STAT4 bit 0 The Busy/Wait bit for the MSC.. always be 1 when this instruction is executed.
- STAT1 bit 0 The Program Exception bit for the MSC. Bit 30 This bit will be set to 1 only if the execution of some previous instructions resulted in an error of some kind. Bits 29 through 26 catalog the exact error. Note 1 in this bit corresponds to a 0 in bit 0 of the Program Exception register. The converse is also true.
- this bit indicates that an Illegal opcode. If set, Bit 29 illegal opcode was encountered at some point in the Note that the only way this bit could be set when an aLMS is executed is if an illegal opcode was detected in the past, and the CPU restarted the clearing the status word first.
- If set, this bit Boundary alignment error. Bit 28 that a long format instruction was encountered at an odd halfword boundary.
- LBB error. The BCE that was specified by a previous Bit 27 @LBB instruction was busy at the time the instruction was executed, and consequently its Base Register was not loaded.

Bit 25 SIO error. A previous execution of a @SIO instruction tried to set busy at least one BCE that was already busy.

Bit 24,23 Reserved

Bit 22 Self-Test Fault. The execution of a previous MSC self test instruction detected a fault in the MSC.

Bits 21-14 Reserved.

Bits 13-0 Set to zero.

### PROGRAMMING NOTE

The MSC Status Register may be set to any desired value as part of the execution of a Return From External Call (@REC) instruction.

MS 87-08

Box 42

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

EF 49

Q

Wichita State University Libraries, Special Collections and University Archives

T 0 1111110101110101

8

1213

INSTR Format

3

4

5

DSIO

FOR

### DESCRIPTION

instruction starts execution of BCE's by ORing the Accumulator with the Busy/Wait register (STAT4). A 1 in bit i of the ACC will place BCE(i) in a busy state.

If any of the BCE's designated by the ACC are already busy (their bit in the Busy/Wait Register is already set) bit 11 of the MSC Status Register is set and the MSC Program Exception bit is set.

In any case, the ACC is still OR'ed into STAT4 and the next sequential instruction is executed.

### PROGRAMMING NOTE

Bit 0, of STAT4 is the MSC Busy/Wait bit, and is set to 1 whenever the MSC is executing instructions. Consequently, execution this instruction with a 1 in bit 0 of the ACC will cause the error status bits to be set (Program Exception bit and Status Register bit As before, execution continues with the next instruction.

Although an @SIO instruction will set a BCE's Busy/Wait bit to busy within the time frame of the instructions' execution in the the BCE will not necessarily begin immediate execution of the first instruction.

Possible execution delays include:

- The time required for the BCE to recognize that its Busy/Wait 1) bit is set (up to 16.5 usec).
- The time required to bring out the PC and request 2) instruction word from memory (up to 33 usec.)

Wichita State University Libraries, Special Collections and University Archives


Dr. James E. Tomayko Collection of NASA Documents

3) Any time required for the memory read request to reach the DMA channel, be read from memory and be returned to the BCE.

The last case delays the BCE setup only when it requires over 16 usecs to be handled. This may occur whenever several BCE/MSC processors have requested memory reads at the same time.

EXCHANGE ACC AND

FORMAT:



INSTR Format

XAX

THIS MATERIAL

instruction allows a swap between ACC and X. The lower 18-bits of the ACC go into X, and X is sign extended to fill the

palipean ad at at at at a rainglas at a second at a second at a second at a second at a second at a second at a at a second a

the limited state of a security of the PVD s expectation of the sides of

SN 87-08

Dr. James E. Tomayko Collection of NASA Documents Box 2 بر


Wichita State University Libraries, Special Collections and University Archives

무

SAMPLE FOR EXTERNAL CALL

as ec

FORMAT:



INSTR Format

**OSEC** 

ADDRESS

NOTE:

Address = PC + DELTA, where PC is updated Program Counter and DELTA is an integer between -128 and 127.

### DESCRIPTION:

In conjunction with the MSC instruction, Return from External Call (OREC), this instruction allows the CPU to request that the MSC suspend execution of its present program and initiate a new one. Further, the suspension of the present program is done in a fashion that allows an orderly return to it once the CPU-designated program is complete. The program specified by the CPU is termed an "external call".

The point of communication between the MSC and the CPU is MSC Local Store Register C6. To request a program to be executed, the CPU loads C6 with the (fullword) address of the program's start in main memory. Whenever the MSC executes an @SEC it samples C6. If C6 is zero, the MSC continues with the next instruction. The @SEC is a nooperation in this case.

If, however, the MSC finds a non-zero C6 when it executes an DSEC, it takes the contents as a main memory address, and stores in the 4 fullwords addressed by C6 the following quantities:

\*Fullword C6 MSC Status Register right justified and padded on left with 0's.

Fullword C6 + .2 -- MSC Accumulator

Fullword C6 + 4 --MSC Index Register right justified and padded on left with 0's.

0

\*If C6 is odd, registers are stored on EVEN word boundaries (Low Order Address bit is ignored) .

MSC Program Counter plus DELTA right justified Fullword C6 + 6 -and padded on left with 0's. (PC is updated PC, i.e. points to next instruction after @SEC.)

These quantities are used by OREC at the end of the new program restore the MSC to its original condition.

After this, PC is loaded with C6 + 8, C6 is zeroed, the MSC Status Register is set to 1 (busy but no errors) and the MSC The MSC thus Exception bit (bit 0 of STAT 1) is set to 1 (no errors). branches to the program beginning at C6 + 8 with a clean status. errors made by the MSC while executing this new program willreflected in the Status Register, but with no confusion with the status of the original program. Note that if C6+8 points to halfword, the MSC will branch to that halfword.

fullword at C6 + 6 contains the return address to the Adding the DELTA field to PC when the program containing the @SEC. store is made allows the original program the option of being informed when an external call is actually taken. A 0 DELTA will always return the MSC to the instruction immediately following the @SEC with the result that the MSC program would never know when a call was taken. non-zero DELTA will return the MSC to a programmer-specified location after the CPU specified program is complete. This would for example, the original MSC program to update a timer or clock to take into account the time spent in the CPU specified program.

has been zeroed, the CPU is free to reload it again with another program address, which in turn will be accepted by MSC the next time it executes an @SEC.

### PROGRAMMING NOTE

Figure 3.1 lists a possible MSC program segment using @SEC's. @SEC at location 100 allows an external call from the CPU to be accepted, but with a 0 DELTA, control will always return to 101.

Following 100 is a section of code that monitors the STAT Register for a maximum of about 10 msec. This could be done by a single DRAW with a time out count of about issued external calls would be ignored for the entire 10 msec. The segment shown here waits at most 1 msec. between It executes a DRAW for about 1 msec. and then branches to 300 where an @SEC permits the acceptance of a CPU-specified external call. If no external call is present, the DTSZ at 301 increments a counter

Wichita State University Libraries, Special Collections and University Archives

(initialized to -10) and returns to repeat the @RAW if less than 10 msec. have passed. If an external call is taken at 300, the non-zero DELTA will cause the return from the call to be to location 310 where the counter is decremented an extra time to account for time spent in the external call. This can obviously be elaborated if more accurate timing is required.

Also on Figure 3.1 is an outline of a MSC program "PGM" may be started by an external call. The first four fullwords are allocated to holding the MSC registers at the time of the @SEC. The program to execute the desired function starts at PGM + 8 and ends with the DREC PGM, which returns the MSC to the original program.

Section 4.0, External Calls, contains further information on the use of the @SEC instruction.

As with any instruction that writes information into memory, the affected memory locations (C6,C6+2,C6+4,C6+6) must not be storage protected.

LOCATION	INSTRUCTI	<u>O</u> <u>N</u>	COMMENT		
Main Program:		e e e e e e e e e e e e e e e e e e e	en en en en en en en en en en en en en e		
100	<b>OSEC</b>	0			
	∂LI ∂S	-10 COUNT	Initialize REPEAT Count.		
200 LOOP: 201	DRAW DBC	30 0, TIMECHECK	Watch for some condition -time out		
202	Cond	ition fulfilled	ABREOT , ET.		
300 TIMECHECK: 301 302	asec atsz abc	UPDATETIME COUNT 0, LOOP	Allow an interrupt decrement timer timer not zero yet		
303 TIMFOUT:	Star rout	t of timeout	COUNT reached 0		
310 UPDATETIME: 311 312	DTSZ	COUNT 0, TIMECHECK + 1 0, TIMEOUT	An interrupt was taken, decrement clock one extra time.		

Program specified by External Call

400 PGM: 401	DS	47	140° 2 (0.00 (0.00	Allocate 4 f	ullwords of
				storage for	MSC Registers.
			re an late	gradine was the	Table to the

Execute desired function

Return to original MSC Program DREC PG M

Figure 3.1. Sample Code Using @SEC

INSTR Format

DRBI BCE#

## DESCRIPTION

This instruction resets the specified BCE's BCE/MSC indicator zero. For BCE i, this is bit i of the BCE/MSC indicator bit to zero. register. If the BCE specified in the instruction word is zero, the lower 5 bits of the MSC Accumulator (bits 27-31) indicate the desired BCE.

After resetting the specified indicator bit, increments its Program Counter by 1 and continues with the next sequential instruction.

### PROGRAMMING NOTE

No check is made as to whether or not the specified BCE number is valid (i.e., between 1 and 24). If the specified BCE does not exist, this instruction is effectively a "no-operation".

MS

87-08

Dr. James E. Tomayko Collection of NASA Documents Box

Wichita State University Libraries, Special Collections and University Archives

Q...

A11 3724 10 15

To a minute in party likely does in

Many common programming sequences involve the use of smaconstants in operations involving the MSC ACC and X registers. facilitate such operations without the penalty of constant references to memory, the MSC instruction set includes a class of 16-bit short format instructions that has, as part of the instruction, an 8-bit signed integer. All such instructions have the format shown in Figure 1.2(b), with an opcode of 1110 and an I-bit of 1. The OPX field determines what is to be done with the constant found in bits 8 through 15 of the instruction. Table 3.2 lists the OPX fields and their interpretation.

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

WICHITA STATE UNIVERSITY LIBRATICS SPECIAL COLLECTIONS SPECIAL COLLECTIONS SPECIAL COLLECTIONS SPECIAL COLLECTIONS	COPY PROVIDED BY	THIS WALENAC WOLLT
Dr. James E. Tomayko Collection of NAS Wichita State University Libraries, Specia	MS 87-08	
A Docu	Box 42	
ments tions and University Archives	T	

OPX		OD TD A MT ON
OEA		<u>OP ERATION</u>
0	anix	Normalize and Increment X. The ACC is shifted left until it becomes ≤ 0. Each time the ACC is shifted X is incremented by the Immediate constant.
1	AA TE	Tally Accumulator to X. Store the sum of the Immediate and ACC into X.
2 ,	OTXI	Tally X. Add Immediate to X. If result is $\leq 0$ , skip next instruction.
3	9TXI	Load X Immediate. Load the X register with the Immediate constant.
4	<b>OTXA</b>	Tally X to ACC. The sum of the X register and the Immediate constant is loaded into the Accumulator.
5	<b>OTI</b>	Tally Accumulator Immediate. The Immediate constant is added to the ACC.
6	<b>OSAI</b>	Subtract ACC from Immediate. The Immediate constant minus the Accumulator is loaded into the Accumulator.
7	<b>DLI</b>	Load Immediate. The Immediate constant is loaded into the Accumulator.

Two's complement number between -128 and +127. Forms constant by sign extending bit 8.

INSTR Format

XING IMM

DESCRIPTION

The NIX instruction shifts the ACC left until either the ACC sign bit (bit 0) is one, or the ACC. equals zero. Each time the ACC shifted, the signed immediate value is added to the index register The shift and increment operation is done before either test. the ACC. reaches zero, the index register is cleared. figure flowcharts the operation of this instruction. The following

87-08

Dr. James E. Tomayko Collection of NASA Documents Box 1

2

Wichita State University Libraries, Special Collections and University Archives

퓌

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

Box 42

干

6 T

SM




Figure 3.2 & NIX

& NIX Instruction Execution

A typical use of the NIX instruction would be to determine which BCE's have set their NOGO bit. The following sequence performs this process:

	17mm (a) 120		
	<b>DLXM</b>	0	INITIALIZE X TO ZERO
	DLAR	0	LOAD ACC WITH GO/NOGO BITS
	@SAI	-1	INVERT SO THAT: 1=ERROR, 0=OK
LOOP:	DNIX	1	FIND NEXT BAD BCE
	<b>aBC</b>	4,DONE	EXIT WHEN NO MORE

PROCESS BAD BCE.X REG. CONTAINS BCE NUMBER. NOTICE THAT FIRST EXECUTION OF NIX BYPASSES MSC POSITION WITH INITIAL SHIFT, AND ALL FUTURE NIX'S ELIMINATE BCE PROCESSED ON PREVIOUS ITERATIONS.

LOOP a BU

87-08

Box 2 ب

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

TALLY ACC TO X

XATG-

FORMAT:

Two's complement number. Between -128 and +127. Forms a 32-bit constant by sign extending bit 8.

# INSTR Format

MMI XAT6

DESCRIPTION

The Lower 18 bits of the sum of the ACC and the IMM field is stored in the Index Register (X). An IMM value of 0 permits X to be loaded directly from the ACC. The ACC is unchanged.

S 87-08

8 Box 4 J

F 49

72

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

WICHITA STATE UNIVERSITY LIBRARIES

TALLY X IXTO

FORMAT:

IMMEDIATE

Between -128 and +127. 32-bit Two's complement number. constant by sign extending bit 8.

INSTR Format

IXTG IMM

DESCRIPTION

TXI instruction allows the Index Register plus IMM to be nto X. If the new X is  $\leq 0$  the next halfword instruction (program counter incremented by 2). Otherwise, the next loaded back into X. halfword instruction is executed (program counter incremented by 1):


SM

WICHITA STATE UNIVERSITY LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents Box 1 بر

Wichita State University Libraries, Special Collections and University Archives

FF ....



Two's complement number. Between -128 and +127. constant by sign extending bit 8. Forms a 32-bit

# INSTR Format

DLXI IMM

### DESCRIPTION


The LXI instruction allows the data in IMM (sign extended to 18 bits) to be loaded into the Index Register (X). The MSC program counter is incremented by 1.

SW 87-08

Box 2

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents F 0



Two's complement number. Between -128 and +127: 32-bit constant by sign extending bit 8.

INSTR Format

@TXA IMM

DESCRIPTION

The TXA instruction allows the X plus IMM to be stored in ACC (sign extended to 32 bits) IMM equal to zero allows sign extended X to be stored in ACC. X is treated as an 18-bit two's complement number with the sign in its most-significant bit. The MSC program counter is incremented by 1. The contents of X are not changed.

S 87-08

UNIVERSITY LIBRARIES


Dr. James E. Tomayko Collection of NASA Documents Box 4 ب

Wichita State University Libraries, Special Collections and University Archives

끆 0.

WICHITA STATE UNIVI

PROTECTED



Two's complement number. Between -128 and +127. Forms a 32-bit constant by sign extending bit 8.

# INSTR Format

MMI ITG

#### DESCRIPTION

The TI instruction allows ACC plus IMM (sign extended to 32 bits) to be loaded in ACC. The MSC program counter is incremented by 1.

MS 87-08

Box 4


Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

H 49

SUBTRACT ACC FROM IMM <u>asai</u>

FORMAT:



Two's complement number. Between -128 and +127. constant by sign extending bit 8.

INSTR Format

DSAI IMM

DESCRIPTION

The SAI instruction allows the contents of the ACC to be subtracted from IMM (sign extended to 32 bits) and loaded in ACC. If IMM is equal to zero, a two's complement of ACC is performed. is equal to minus one, a one's complement of ACC is performed If IMM bit is inverted). The MSC program counter is incremented by 1.

SW 87-08

WICHITA STATE UNIVERSITY LIBRARIES

SPECIAL COLLECTIONS

PROTECTED BY COPYRIGHT

FOR RESEARCH

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Box 1

Ŧ

Two's complement number. Between -128 and +127. Forms a 32-bit constant by sign extending bit 8.

INSTR Format

DLI IMM

DESCRIPTION

The LI instruction allows the contents of IMM (signed extended to 32 bits) to be loaded into ACC. The MSC program counter is incremented by 1.

MS 87-08

Вох

Ŧ

0

78

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives

WICHITA STATE UNIVERSITY LIBRARIES

Wichita State University Libraries, Special Collections and University Archives

One of the major tasks of the MSC is to monitor the BCEs. program involves initiating and starting some BCEs and then waiting for the BCEs to complete their assigned tasks. Repeat Instructions perform this task directly, namely they wait until a set of BCEs specified by the ACC reach some condition. In addition, they include a programmable time-out check to prevent them from waiting indefinitely if some BCE never reaches the desired state.

All Repeat instructions use the same 16-bit 1.2(b)) with an Opcode of 1101. The lower 8-bits, bits 8 (Figure through 15, and the I-bit are used to compute a count of the time the instruction will spend waiting. If the time is exceeded, the next sequential instruction is executed. If the desired condition is reached before the time out, the next halfword instruction is skipped. Figure 3.3 diagrams the operation of any Repeat.

A time out value of zero will cause the Repeat instruction to test once, and only once, for the desired condition. If the condition is true, the next instruction is skipped. If the condition is false, the next instruction is executed.

A non-zero time out value will cause the specified test to be three times every 33 usec, or roughly, once every eight microseconds with 8 usec used to check for a time out. Every 33 usec time out value is decremented, and the test is repeated until either the time out value reaches zero or the desired condition reached.

33 usec period corresponds roughly to the rate at which a transmit or receive a word of data. This allows the programmer to estimate the time a Repeat should loop by analyzing how many data words are transferred through the MIA's by the relevant BCE's before the desired condition is reached. This time out value must also take into account the time required by BCE's to fetch and execute any none transmit/receive instructions that might be present in the BCE program.

The OPX field determines exactly which condition will These conditions are listed in Table 3.3. tested.

### PROGRAMMING NOTES:

An accumulator value of 0 will cause both the @RAI and @RAW to reach their specified conditions the first time that the test is Consequently, the PC will be incremented by 2 and the next A zero accumulator will never allow an DRNI or DRNW halfword skipped. to reach their repeat conditions. Consequently, each repeat will loop until the maximum repeat count is reached, at which point sequential instruction is begun. the

Since processor O corresponds to the MSC, (which is busy during instruction execution), the MSC execution of an  $\partial RAW$  instruction will correspond to a loop until the maximum repeat count is reached.

COLUMN NONEM YANG COLUMN


Dr. James E. Tomayko Collection of NASA Documents

Box

1 P

Wichita State University Libraries, Special Collections and University Archives

<u>OPX</u>		CONDITION
000	ORAW -	Repeat until all BCEs for which there is a 1 in the ACC reset their Busy/Wait bits to Wait.
001	<b>ORNW</b>	Repeat until any BCEs for which there is a 1 in the ACC reset their Busy/Wait bits to Wait.
100	<b>ORAI</b>	Repeat until all BCEs for which there is a 1 in the ACC set their BCE-MSC Indicators to 1.
101	<b>ð</b> RNI	Repeat until any of the BCEs for which there is a 1 in the ACC set their BCE-MSC Indicators to 1.



General Repeat Instruction Execution Figure 3.3

ī	<u>-</u>	- <sub>T</sub>		ī				ī
1	3 m 1	II	OPX	1	COU	NT	e je	- 1
11111	0111	_1	11010	1_1	_1_1_	1_1	1	1_1
0	3	4 5	5 7	8	8			15

MAXIMUM REPEAT COUNT

Count

X + Count

INSTR Format

DRAI COUNT

@R AI COUNT (1)

#### DESCRIPTION

This instruction causes a delay in MSC program execution until either:

- All of a set of specified BCE's have set their BCE indicator bits to 1.
  - A maximum wait time has been reached.

If condition 1) is reached before the time out, the MSC skips the next halfword instruction and resumes program execution. If the maximum wait time, as specified by the maximum repeat count, is reached first, the MSC begins execution of the next halfword instruction.

The condition "are all specified BCE indicator bits set" is tested by logically ANDING the MSC accumulator with the complement of the BCE-MSC indicator register. If the result is all zeros, the desired condition has been reached.

wait time has a basic resolution The maximum microseconds and is derived from the maximum repeat count. index mode, the maximum repeat count of 255 corresponds to a maximum wait time of 8.4 milliseconds. In index mode, the maximum possible count of 262143 corresponds to 8.65 seconds.

At the time this instruction is executed, the MSC accumulator is presumed to contain a bit mask specifying which BCE's are to be involved in the test for the desired repeat condition. A 1 in bits i of the accumulator specifies that the status of BCE(i) is included in the test; a O indicator that BCE(i) can be ignored.

Wichita State University Libraries, Special Collections and University Archives

SM

87-08

WICHITA-STATE UNIVERSITY LIBRABIES
SPECIAL COLLECTIONS
WITHOUT WRITTEN REPROSON THIS MATERIAL WAYNOT BE CORED
REPRODUCED NAMES HON, NOR PLACED A WAYNE TO THE

SM

Box 4 J

84

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives

MAXIMUM REPEAT COUNT I

INSTR Format

Count

DRAW COUNT

X + Count

COUNT(1) **BRAW** 

DESCRIPTION

instruction causes a delay in MSC program execution until either:

- set their busy/wait All of a set of specified BCE's have 1) status bits to "wait"
- A maximum wait time has been reached. 2)

If condition 1) is reached before the time out, the MSC skips the next halfword instruction and resumes program execution. wait time, as specified by the maximum repeat count, is reached first, the MSC begins execution of the next halfword instruction.

At the time this instruction is executed, the MSC accumulator presumed to contain a bit mask specifying which BCE's are to be involved in the test for the desired repeat condition. A 1 in bit i of the accumulator specifies that the status of BCE(i) is to be included in the test; a O indicates that BCE(i) can be ignored.

maximum wait time has a basic resolution microseconds and is derived from the maximum Repeat count. index mode, the maximum Repeat count of 255 corresponds to a maximum wait time of 8.4 milliseconds. In index mode, the maximum possible count of 262143 corresponds to 8.65 seconds.

The condition "are all specified BCE's waiting" is tested by logically ANDING the MSC accumulator with STAT4 (the Busy/Wait register), and testing for all zeros. A 1 in bit i of STAT4 indicates that BCE(i) is busy; a O indicates that it is not. Consequently,

Wichita State University Libraries, Special Collections and University Archives

the result of this "and" operation is all specified BCE's will be in the desired state. then all the zeros,

Figure 3.3 diagrams the exact operation of this and the other Repeat instruction.

PROTECTED BY C

WICHITA STATE UNIVERSI SPECIAL COLLECT MIHOUTWRITTEN PERMISSION THIS WATER! REPRODUCEDINAWFASHON, NORPLACE

Dr. James E. Tomayko Collection of NASA Documents SM 87-08

Box 4

Wichita State University Libraries, Special Collections and University Archives

Ŧ 0

COUNT III OPX

MAXIMUM REPEAT COUNT Ī

INSTR Format

Count

@R NI COUNT

X + Count

@R NI COUNT (1)

DESCRIPTION

instruction causes a delay in MSC program execution until either:

- Any of a set of specified BCE's have set their indicator bits to 1 or,
- A maximum wait time has been reached.

If condition 1) is reached before the time out, MSC skips the next halfword instruction and resumtes program execution. If the maximum wait time; as specified by the maximum repeat count, is reached first, the MSC begins execution of the next halfword instruction.

The condition "are any of the specified BCE indicators set" tested by logically ANDING the MSC accumulator with the BCE-MSC indicator register. If the result is non-zero, the desired condition has been reached.

maximum wait time has a basic resolution of The microseconds and is derived from the maximum Repeat count. the maximum Repeat count of 255 corresponds to a maximum mode, wait time of 8.4 milliseconds. In index mode, the maximum possible count of 262143 corresponds to 8.65 seconds.

At the time this instruction is executed, the MSC accumulator presumed to contain a bit mask specifying which BCE's are to be involved in the test for the desired repeat condition. A 1 in bit of the accumulator specifies that the status of BCE(i) is to be included in the test; a 0 indicates that BCE(i) can be ignored.

SN 87-08

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

П 0

WICHITA STATE UNIVERSITY LIBRARIE SPECIAL COLLECTIONS WITHOUTWATTEN PERMISSION THIS WATERAL VALVOTTE TO BETTO COLLECTIONS AND AND ASSESSION NORPLACED NAVINGETY.

SM 87-08

Box 42

b 77

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives

COUNT III OPX OTOT 5 8 4

MAXIMUM REPEAT COUNT

Count

X + Count

OR NW COUNT

COUNT (1) DRNW

# DESCRIPTION

in MSC program execution delay instruction causes a until:

- Either any of a set of specified BCE's have set 1) Busy/Wait status bits to "Wait" or,
  - A maximum wait time has been reached. 2)

If condition 1) is reached before the time out, the MSC skips the next halfword instruction and resumes program execution. If the maximum wait time, as specified by the maximum repeat count, is reached first, the MSC begins execution of the next halfword instruction.

The condition "are any specified BCE's waiting" is tested by logically ANDing the MSC accumulator, with the complement of STAT4 (the Busy/Wait register) and testing for non-zeros. A 1 in bit i of STAT4 is busy; a 0 indicates that it is not busy. indicates that BCE(i) Consequently, if the result of the above operation is a non-zero the set is not busy, and the one BCE from value, then at least condition is fulfilled.

οf has a basic resolution maximum, wait time microseconds and is derived from the maximum Repeat count. index mode, the maximum Repeat count of 255 corresponds to a maximum wait time of 8.4 milliseconds. In index mode, the maximum possible count of 262143 corresponds to 8.65 seconds.

At the time this instruction is executed, the MSC accumulator is presumed to contain a bit mask specifying which BCE's are to be involved in the test for the desired repeat condition. A 1 in bit i

WICHITA

REPRODUCED IN ANY FASHION

Wichita State University Libraries, Special Collections and University Archives

Q

of the accumulator specifies that the status of BCE(i) is included in the test; a 0 indicates that BCE(i) can be ignored.

Figure 3.3 diagrams the exact operation of this and the other Repeat instructions.

Y LIBRARIES

SM 87-08

Dr. James E. Tomayko Collection of NASA Documents Boxyり

Wichita State University Libraries, Special Collections and University Archives

\_0

Wichita State University Libraries, Special Collections and University Archives

#### 3.8 SPECIAL INSTRUCTIONS

In addition to the instructions described earlier, the MSC instruction set includes a variety of instructions that place the MSC  $\,$ in the Wait state, delay MSC execution for program-settable periods time, and cause an interrupt in the CPU. This section describes these instructions.

TO STORE THE STREET WAS SELECTED AND ASSESSED. THE SELECTED AND ASSESSED. THE SELECTED AND ASSESSED ASSESSED.

THE SELECTED ASSESSED AS A SELECTED ASSESSED AS A SELECTED ASSESSED. THE SELECTED ASSESSED AS A SELECTED AS A SELEC

#### DESCRIPTION

This instruction causes the MSC to go into the WAIT state of STAT4 and bit 17 of the MSC Status Register set to zero). No more instructions are executed. The MSC program counter is updated to point to the next instruction. No other MSC register is changed.

#### PROGRAMMING NOTE


The MSC does not reference any of its Local Store registers once it is in the Wait State. During this time, the CPU is free to PCO or PCI any MSC register. However, once the CPU performs a PCO (to set the NSC busy), the MSC will detect the setting of its busy bit within 2 microseconds, and will use whatever is in its PC as the address of the first instruction. Therefore, once the MSC has been set to busy, CPU PCOs to the MSC Local Store should be avoided.

Note that if there is no PCO to the MSC's PC (MSC Local Store register A2), then the MSC will start with the first instruction following the last #WAT instruction.

Wichita State University Libraries, Special Collections and University Archives

**9DLY** 

FORMAT:



Effective Count

9DLY COUNT (1) 9DLY

NOTE:

- 1) Displacement is a positive number in the range 0 to 2047.
- X refers to the index register. 2)

Displacement

X+Displacement

# DESCRIPTION


This instruction performs no operation other than delaying execution of the next instruction. The time period delayed is indicated by the 18-bit EC, with a resolution of 2 microseconds. maximum delay is roughly .54 sec. At the end of this delay, the program counter is incremented by one, and the next instruction is executed.

Note that after every eighth MSC microcycle the time between MSC microcycles is 2.5, not 2, microseconds.

87-08

Dr. James E. Tomayko Collection of NASA Documents بر

Wichita State University Libraries, Special Collections and University Archives



# Effective Interrupt List (EIL)

Interrupt List \*

THIG

X "OR" Interrupt List\*

THIG IL (1)

Right justified and left padded by 7 zeroes.

#### INSTR Format

INTERRUPT TEST

#### DESCRIPTION

This instruction loads the 12 bit IOP Interrupt Register C and causes an interrupt to the GPC to be set if at least one of the bits is a 1. Each bit in the least significant 12 bits of the effective interrupt list corresponds to one of the 12 "IOP Program Interrupts". In the table shown below, bit 0 is defined as the most significant bit of EIL, and bit 17 as the least significant bit. table lists the correspondence between EIL and the IOP program interrupts. Note that any combination between none and 12 of these interrupts may be set simultaneously.

	EIL BI	<u>[T</u> .		PROGR RRUPT		INT E LEVE	RRUPT
	17			12	1,		16
	16			11			16
	15			10	S00 12 G	11	16
	14			9			16
	13			8			16
P.	7	0.5		7			16
	11	10		6			16
	10			5			16

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

16	
	09
	08
	07
70	06
五 〇 一 万	5-
0 4 7	

	4	
	3	19
	2	
	1	
UNA	SSIG	NED

MITHOUT WRITTEN FERWISSION THIS WATERAL WAYNOT BE CORED OF FEFFICIAL WAYNOTHE CONTRIBUTIONS OF FACED IN ANY RESTORMED OF

UNIVERSITY LIBRARIES

87-08

Box


Dr. James E. Tomayko Collection of NASA Documents 42

Wichita State University Libraries, Special Collections and University Archives

开 -0.

WICHITA STA

PROTECTEL



INSTR Format

@STP

NOTE:

- 1) The COUNT field is at a don't care state unless the OPX field equals 001.
- 2) Use of the OPX field selects one of three tests as follows:
  - OPX = 000 Normal STP sequence a)
  - b) OPX = 001 - Queue-overflow test
  - C) OPX = 010 - ROS parity error test

# DESCRIPTION

If OPX equals 000, this instruction initiates execution of special micro program to perform self tests on the hardware supporting the MSC. These tests include checks of the:

- MSC Local Store Registers 1)
- 2) MSC Data Flow operations
- Ability of MSC to read and write from memory 3)
- 4) Redundancy Management Fail discretes
- 5) IOP ROS parity circuit.

If any faults are detected, the MSC Program Exception bit is set to (fault detected) and the MSC status registers bit 8 is set to 1 (Self Test failure) .

MS

Dr. James E. Tomayko Collection of NASA Documents Box

Wichita State University Libraries, Special Collections and University Archives

If OPX equals 001, the instruction performs a queue-overflow test by placing the number of memory requests specified by the COUNT field in the queue. If the queue overflows, the channel interrupts the CPU and the request is lost. The program loops on this instruction.

If OPX equals 010, the instruction receives a bad-parity micro-word. This sets the HALT bit of all processors and sets BUSY/WAIT to WAIT.

Wichita State University Libraries, Special Collections and University Archives

87-08

무

---

The MSC allows the CPU to request the MSC to suspend execution of its current program and to start another program. When this action is undertaken, the MSC saves enough information to allow a full restart of the displaced program at the point of suspension. The stored information is similar to that stored by the CPU when it is interrupted. However, unlike an interrupt, the CPU specified program will only be recognized by the MSC at the discrete instances when the MSC is executing a Sample For External Call (DSEC) instruction. The CPU requested superseding program is termed an 'external call'.

The contact point between the MSC and the CPU is the MSC Local Store Location C6 - The External Call Register (ECR). When the CPU wishes the MSC to perform an 'external call', it should perform a PCO to write the starting address of the requested program into the MSC. If the MSC has been programmed to accept external calls, it will be be because an assect that will sample the ECR. If it finds a 0 in the ECR, it will continue with the next instruction. In this case, the assection is equivalent to a "no operation".

If the MSC finds a non-zero ECR, it uses the value in the ECR as a memory address and stores its Accumulator, Index, Program Counter, and Status Registers in the four words following this memory address. It will also clear the Status Registers and Program Exception bit of any error flags that they might contain. Program execution begins at the fifth fullword after the ECR (ECR+8). The MSC will also clear the ECR to zero. Register storage is defined in this document's description of the @SEC instruction.

The clearing of the FCR by the MSC may be used by the CPU as an indication that the MSC has accepted an external call, and that the CPU is now free to PCO out a new external call address, if it so desires. Any attempt by the CPU to PCO out a new external call before the MSC resets the ECR to zero will result in at least one of the external calls being lost. Therefore, the CPU should check that the ECR is zero before PCO'ing a new external call address.

An externally called program may return to the original program at any time by executing a Return from External Call (DREC) instruction. This instruction reloads the MSC Accumulator, the Program Counter, the Index Register, the Status Register, and the Program Exception bit to the exact condition that they were in at the time the original DSEC instruction accepted the External Call. This allows the original MSC program to continue as if no external call had been accepted.

The description of the DREC instruction indicates which memory words are loaded into what MSC registers.

П

0

The reason for clearing the MSC Status Register and Program Exception bit to an error free indication, after an OSEC has found a non-zero ECR and before entering the requested program, is to avoid confusing an original program error with any error the external call program may make. If the externally called program performs any erroneous operations (such as attempting to start a busy BCE) will be flagged in the Status Register and may be detected and diagnosed in the usual fashion. Yet, when the MSC returns to the original program, via an DREC, the Status Register will contain only the original program error indicators and none from the externally called program. The original program can proceed with no concern for sorting out what, if any, errors it made and what, if any, errors any externally called program may have made.

As mentioned before, the MSC will accept external calls only when it executes DSECs. Consequently, if external calls are expected, the operational MSC programs should include periodic DSEC's in places where they will give timely response to an external call and yet not unduly delay the execution of the main function. Since an DSEC normally acts as a no operation (or a DDLY 0), a convenient location for an DSEC would be just before a long format instruction in a situation where an extra short instruction is needed to align the long format instruction on a fullword boundary.

The only place where an @SEC should be avoided is within the body of an externally called program. In this situation, the CPU may request a second execution of that same program before the first execution is complete. Since storage is available for only one set of return information, acceptance of the second external call would destroy the return information from the first call.

An MSC program designed for external calls may also be called another MSC program in a fashion similar to that subroutines. The calling program would simulate an DSEC by initializing PGM, PGM + 2, and PGM + 4 to whatever values it desires upon return, and then do a DCALL PGM + 6. The DCALL will store return address at PGM + 6 and start execution at PGM + 8, just as DSEC Note, however, that upon return from the @REC the MSC Status Register and Program Exception bit will be set according to what is in fullword PGM, which if not initialized correctly may not match original status at the time of the call. Figure 4.1 diagrams a segment of MSC code to do this set-up properly. Note that instructions can be eliminated if the contents of ACC and X are of no concern after return from PGM.

<b>ð</b> ST	PGM + 2		Save	the	Accumulator
DTXA	Zero				
<b>OST</b>	PGM + 4	Art III	Save	the	Index Register
<b>DLMS</b>		<i>it</i> =			
<b>DST</b>	PGM		Save	the	Status Register
acatt.	2 DCM + 6				rontino

SM 87-08

Box 42

Dr. James E. Tomayko Collection of NASA Documents
Wichita State University Libraries, Special Collections and University Archives T b 17

<u>N A M E</u>	MNEMONICS	FORMAT	PAGE
Accumulator/Memory Operations			27
Load Accumulator	aL	Short	28
Add Accumulator	DA.	Short	29
And Accumulator	9N	Short	30
Exclusive OR	ЭX	Short	31
Store Accumulator	дsт	Short	32
Load Fullword	alf	Long	33
Load Halfword	∂LH	Long	34
Store Fullword	astr	Long	35
Store Halfword	<b>as T</b> H	Long	36
Branch Instructions			37
Branch on Accumulator	a/BC	Short	38
Branch on Index	@B XC	Short	39
Branch on Unconditional	aBU	Long	40
Call Subroutine	@C ALL	Long	41
Return from External Call	∂R EC	Short	43
Conditional Skips		in tropp -	45
Tally and Skip Zero	@TSZ	Short	46
Compare	aci, ac	Long	47
Test Under Mask	armi, arm	Long	48
BCE Register Loads			49
Load BCE Base	albb	Long	50
Load BCE PC	@LBP	Long	51

# IOP MSC Instruction Repertoire (Cont.)

	NAME		WI	NEMONICS	FORMAT	PAGE	
W.	Register (	Operations		_ F			52
. H	8	n distus Dogistor	ลา	LAR	Short		54
97	Load IO:	P Status Register		SFD	Short		55
83	HIT PROSECT PR	1 Discretes		R FD	Short	*	56
图司 4	D Teser t	ail Discretes		LMS	Short		57
283		C Status		SIO	Short		59
3 8 0	지유크림호문 Start I	/0		XAX	Short		61
AS S	m < m o S g Exchang	e ACC and X		SEC	Short		62
\$ 7.0	Sample Sample	for External Calls			Short		66
S S S	Reset B	CE Indicator	Φ.	RBI	SHOLE		00
FLAGE	DPYH Register	Immediates					67
2 4 5		1 Tabanana 7	2	NIX	Short		69
333	Normali Tally A	ze and Increment X		TAX	Short		72
语句"	Tally A Tally X Load X Tally X	cc to X		TXI	Short	in just	73
8 8	Tally X	Immediate		LXI	Short	ig is on n	74
물물	E Load X	Immediate			Short		75
一一一百		to ACC		TXA	Short		76
9	Tally A	CC Immediate		TI	Short		77
		+ ACC from X		SAI			78
	Load AC	C Immediate	۵	LI	Short		10
	Repeat In	structions					79
	Repeat	Until All Indicators	· a	RAI	Short		83 ·
		Until All Waiting	. a	RAW	Short		85
	Repeat	Until Any Indicators	9	RNI	Short		87
	Repeat	Until Any Waiting	а	RNW	Short		89
	MS Special I Wait Delay Interru Self Te	nstructions		· 1			91
	mait Wait		, a	TAW	Short		92
	State Delay			DLY	Short		93
	e iii 7 betay			INT	Short		94
	Delay Interru			STP	Short		96
	Interru Self Te	PST.					
	<i>₹</i> •					0	

Box ← → ← FF ← ← q ko Collection of NASA Documents
sity Libraries, Special Collections and University Archives