<u>PART III</u>

Space Shuttle Advanced System/4 Pi Input/Output Processor (IOP)

Principles of Operation for the Bus Control Element

Prepared for

Rockwell International Corporation Space Division 12214 Lakewood Blvd. Downey, CA 90241

26 April 1976

Under Purchase Order No. MAJ7XMA-483019

IBM No. 6246556A

Federal Systems Division, Owego, New York 13827

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY NOT BE COPIED OF

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SM

87-08

Box

L J

뀨

BCE POO

6246556A

TABLE OF CONTENTS

- Section
- FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY PREDICT OF MATERIAL MATERIAL MAY PREDICT OF MATERIAL MAY PREDICT OF MATERIAL MAY PREDICT OF MATERIAL MAY PREDICT OF MATERIAL MATERIAL MATERIAL MATERIAL MAY PREDICT OF MATERIAL $\begin{array}{c} 1.0\\ 1.1\\ 1.1.2\\ 1.2.1\\ 1.2.2\\ 1.2.2\\ 1.2.2\\ 2.3.3\\ 2.12\\ 2.3.3\\ 2.3.3\\ 3.3.3\\ 3.3.3\\ 3.3.3\\ 3.3.3\\ 3.3.4\\ 4.2\\ 3.4.4\\ 4.5\\ 3.4.4\\ 3.5\\ 3.4.4\\ 4.5\\ 3.4.4\\ 4.2\\ 4.3\\ \end{array}$

		Page
	BUS CONTROL ELEMENT	1
	FORMATSBUS FORMATS	4
	BUS FURMAIS	4
9.	ADDRESSING AND INSTRUCTION FORMATS	7
	BCE REGISTERS	12
	BCE PROGRAMMABLE REGISTER	12
	BCE STATUS REGISTERS	13
	BCE IMPLEMENTATION	17
	GENERAL BCE OPERATION	19
	WAIT STATE	19
	BUSY STATE	22
	BUSY STATE OPERATING MODES	23
		24
	SUMMARY OF ERROR MODESBCE INSTRUCTIONS	24
	BCE REGISTER INSTRUCTIONS	28
	BCE BRANCHING	29
	BCE TRANSMISSION INSTRUCTIONS	36
	TRANSMIT COMMAND INSTRUCTIONS	42
	TRANSMIT DATA INSTRUCTIONS	42
	TYPICAL BUS TIMING-GAPS BETWEEN OUTPUTS	42
	ЕСНО ВАСК	43
	ERROR MODES-DISABLED MIA	44 47
	ERROR MODES-EXCESSIVE CONCURRENCY	47
	BCE RECEIVE DATA INSTRUCTIONS	58
	MIA-MIA BUFFER-BCE OPERATION	58
	RECEIVE DATA SETUP	65
	ACCEPTANCE OF FIRST INPUT	66
	ERROR CHECKS	68
	HANDLING OF GOOD INPUTS	68
	ERROR TERMINATION-FAULTY INPUT	69
	ERROR TERMINATION-TIME OUT	69
	RECEPTION OF INTERMEDIATE WORDS	70
	SPECIAL INSTRUCTIONS	77
	LISTEN MODE	81
	SAMPLE OPERATION IN LISTEN MODE	81
	INITIALIZATION INTO LISTEN MODE	85
	DIFFERENCES IN INSTRUCTION EXECUTION	85

Appendix A

IOP	BCE	INSTRUCTION	REPERTOIRE	88
-----	-----	-------------	------------	----

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SW 87-08 Box 42 П 50

ij

BCE POQ

(D)

LIST OF FIGURES

	Figure		Page
9)	1.1	BUS Message Formats	6
WIT	1.2	BCE-Computed Main Memory Addresses	8
REAL	1,3	Basic BCE Short Instructions Formats	8
PH PH	1.4	BCE Instructions-Long Formats	9
	1.5	BCE Local Store Usage	18
INVERTITIE CORDECTED	2.1	BCE States	21
AL DAL	3.1	Bit Times of Listen Command	40
ARC ARC ARC ARC ARC ARC ARC ARC ARC ARC	3.2	Wait For Index	41
ANDERS OPLAL	3.3	Typical Transmit Sequence	45
回避 AMAY	3.4	MOUT Operation	57
AAVNO	3.5	MIA-MIA-Buffer-BCE Operation	60
LAW LAW	3.6	<pre>#RDS, #RDLI, #RDL Setup</pre>	61
RIES .	3.7	#MIN Setup	62
OP .	3.8	Receive Data Algorithm-First Input	63
· ()	3.9	Main Receive Loop	64
	4.1	Listen Mode Configuration	83

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS 87-08 Box 42 П 0

LIST OF TABLES

Table

Page

1.1	BCE Characteristics	3
1.2	BCE Status Register	14
2.1	Summary of BCE-Related Errors	25
3.1	Typical Gaps Between Command and Data Word	46
3.2	Time To First Look At Data	67
4.1	Differences in Instruction Executions Due to BCE Mode	87

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SW 87-08 Box 42 0

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WATTER DERMASSION THIS MATERIAL MAY PERSON THE PREMOVICED IN ANY PROVINCE ACED IN ANY PERSON OF

BUS CONTROL ELEMENT

The Bus Control Element (BCE) is a microprogrammed controller specifically tailored for management of I/O traffic on one of the Shuttle system busses. Within each IOP there is one BCE for Space each system bus, for a total of 24 BCE's. Each of these BCE's is independent program execution, data buffering to and from capable of memory, and communication with the MSC. Further, each BCE is connected to its own bus via its own Multiplexer Interface Adapter (MIA), which performs all parallel to serial and serial to parallel conversions. Table 1.1 summarizes the basic characteristics of a BCE.

- The major purpose of a BCE is threefold:
- (1)Initiate transmission of commands to subsystems on the bus.
- (2)Handle data coming back from a commanded subsystem.
- (3) Fetch data to be sent to a commanded subsystem.

To handle these tasks there are two classes of instructions (transmit and receive), and two special operating modes (Command, and Listen) that are unique to the BCE.

The transmit instructions allow transmission of both commands and data to a subsystem. When transmitting data a BCE/MIA pair performs:

- (1) Update of main memory buffer addresses.
- (2)Conversion between 32 bit main memory data format and 25 + Sync bit bus data format.
- (3) Check on number of words to be transferred.

The receive commands allow a BCE to accept a stream of input data from a subsystem through its MIA. When receiving data a BCE performs:

- (1) Time outs on data arrival.
- (2)Error checks on incoming data.
- (3) Assembly into main memory 32 bit data format.
- (4)Maintenance of main memory buffer addresses.

1

- (5) Transferral of data to main memory.
- Check on number of words to be received. (6)

THIS MATERIAL PROTECTED BY COP (TITLE 17 U.S.

D BY COPYRIGHT L E 17 U.S. CODEN

LAW

COPY PROVIDED

THIS

RESEARCH

USE

ONLY

WICHITA STATE UNIVERSITY LIBRARIES , SPECIAL COLLECTIONS WITHOUT WAITTEN PERMASSION, THIS MATERIAL MAY NOT BE COPIED OF REPROCUCED IN MAY HIGH YOU, NOR PLACED IN MAY REPORT FOR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

2

2

T U

0

1.0

The two operating modes that a BCE may be in influence the BCE way the uses its bus. In Command mode, a BCE is master of its bus, and is free to transmit both commands and data. This allows a BCE to command a subsystem, receive data from it, or transmit data to it. In Listen mode a BCE monitors its bus for directions on how to handle any data that might appear on the bus. In this mode a BCE may only receive data, and may not transmit either commands or data. This handles the common situation in the Space Shuttle where several IOP's several BCE's and thus may be connected to one bus. In such a situation only one BCE is allowed to issue subsystem commands, but all BCE's on that bus wish to receive copies of the resulting data. The listening mode allows the command BCE to tell the others what data to expect, and when to expect it.

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS BPECIAL COLLECTIONS MTHOUTWRITTEN MERNSION, THIS MATERIAL MAY NEW SETTORY

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SW 87-08 Box 4 R П 00

TABLE 1.1

BCE CHARACTERISTICS

FOR RESEARCH USE THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT L (TITLE 17 U.S. CODE). CONV PROVIDED BY Type -- Programmable I/O traffic controller Number -- One per bus, 24 BCE's per IOP Control Structure -- Microprogrammed Programmable Registers (per BCE) 18 Bit Base Register (BASE) 18 Bit Program Counter (PC) 18 Bit Maximum Time Out Register (MTO) 5 Bit Interface Unit Address Register (IUAR) 1 Bit BCE/MSC Indicator Bit ONLY Other BCE Registers (per BCE) 32 Bit Status Register Bit Program Exception Register (part of STAT 1) 1 1 Bit Busy/Wait Bit (part of STAT 4) 1 Bit MIA Transmitter Enable 1 Bit MIA Receiver Enable 6 Bit Identify Register Instruction Formats : 16 Bit Short/32 Bit Long/ 64 Bit Extended Instruction Repertoire: 10 Short/5 Long/ 2 Extended Addressing Space: 131,072 32 Bit Fullwords/262,144 16 Bit Halfwords Addressing Modes:, Immediate, PC relative, Base relative, Absolute Special Operating Modes: Command, Listen

3

Bus Data Format: 25 + Sync Bit serial

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPED S-RIDPRODUCED IN ANY FASHION, MOR PLACED IN MAY REPOSITORY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

1 Q

뀨

5

0

LAW

1.1 FORMATS

MITHOUT WRITTEN PERMISSION THIS WATER ALL COLLECTIONS REPRODUCED IN MATERIAL AND ALL COLLECTIONS

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

 \leq 5

87

-08

ω ŠX

L

2

Π U 0

NCHITA

SPECIAL

COPY

PROVIDED

DE

LAW

PROT

HL.

FOR RESEARCH USE ONL THIS MATERIAL MAY BE DTECTED BY COPYRIGHT L (TITLE 17 U.S. CODE)

1.1.1 Bus Formats

There are four basic formats for data or commands carried system bus in serial form. These are pictured in Figure 1.1. over a They are all 28 bits long, with 3 bit times for sync, 24 bits of information, and 1 bit for word parity. These 28 bits are transmitted at a serial rate of 1 bit per microsecond.

On transmission from an IOP to a subsystem, a BCE provides the middle 24 bits of information and an indication of the type of sync to use -- either command or data sync. Command sync is used when the 24 bits of information are to be treated as a command to be obeyed by some subsystem. Data sync is used when a BCE has previously conditioned a device, via a command, to accept a stream of data, and the word being put on the bus is a member of this stream.

Conversely, there are situations where a BCE may accept, through its MIA, words with either command or data sync. In such cases the MIA simply provides the type of sync that a word had, the 24 bits of information present in the word, and appropriate error signals. sync is recognized when a BCE is in the "Listening Mode" and Command is expecting a command from another BCE connected to the same bus. Data sync is accepted when a BCE is expecting to receive a stream of data from a subsystem on the bus. This subsystem was previously commanded to send this data by a message with command sync from some BCE on the bus.

The contents of the 24 bits of information in a bus word depends both on the sync type and the direction of transfer -- from a BCE or to a BCE. In all cases the upper 5 bits contain an interface (IUA) . When used in data words unit address or commands to subsystems, these 5 bits identify the subsystem on the bus who either originated the data or is to accept the command or data. In Listen Mode commands, the BCE in one IOP sends to all other BCE's in the IOP's connected to this bus a command that has a "Common IOP other This special pattern is not used by any subsystem. address". and a listening BCE to distinguish between listen commands and allows commands to subsystems.


In data transfers the remaining 19 bits consist of 16 bits of data (one half of a standard 32 bit main memory fullword) and 3 .bits nominally containing the pattern 101. In BCE to subsystem data transfers, this pattern never changes. However, in subsystem to BCE transfers, any variation in the 101 pattern indicates to the BCE data that the sending subsystem has encountered a problem, such as power surge, invalid commands, etc.

In commands sent by a BCE to a subsystem, the format of the lower 19 bits of information is subsystem dependent, and not discussed further here.

In Listen Mode commands sent from one IOP to another, the 18 bits of the information contain a 5 bit number representing a terminal or subsystem on the BCE's bus and an 8 bit index into a table of BCE branch addresses.

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIE SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL WAY NOT BE COPIE PERPODUCED IN MY FASHER WATER AGED IN ANY TOTAL . Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives SM 87-08 Box 4 ۶. T 50

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).



1.1.2 Addressing and Instruction Formats

A BCE may directly address up to 262,132 16-bit halfwords or 32-bit fullwords. To achieve this, all main memory addresses 131,071 computed by the BCE are represented as 18-bit absolute numbers, as pictured in Figure 1.2. The upper 17-bits (bits 0 through 16) represent the fullword location, and the lowest halfword portion of the addressed fullword. A (bit bit 17) the A 0 in this lower bit refers to bits 0 - 15 of the 32-bit fullword; a 1 refers to bits 16 -When used as a fullword address, bit 17 is ignored. 31. Thus, H'276' and H'277' refer to the same fullword.


There are four basic instruction formats used by the BCE and they are depicted in Figures 1.3 and 1.4.


1 Q

> Т T

U 0 FOR RESEARCH USE ONLY

LAW ١...,





1

Short format 1 is used primarily by instructions dealing with the BCE register. It has the following fields:

WIHO		Field	Field Description
	FOR TH PROTE:	OP	This 4-bit field defines the basic operation to be performed by the BCE.
COPY PRO STATE UNISTATE UNISTATE UNISTATE UNISTICAL CO	OR RESEARC THIS MATER	I	This bit serves either as an opcode extension or as an index mode specification in address generation.
VIDED B VIDED B VERSITY LLECTIO	COPYRIC	DISP	This 11-bit field serves either as immediate data or as a PC relative address displacement.
T).	HT Y receive	Short format data. It has t	2 is used by instructions that transmit and the following fields:
ARIES COPIED OP		Field	Field Description
O.B.		OP	This 3-bit field defines the basic operation to be performed (data read or write).
ία. La		TC	Transfer Count. This field defines the number of inputs or outputs to be handled.
		DISP	This 8-bit field serves as a displacement off of the BCE's base register in the computation of the main memory buffer addresses associated with the I/O data.
MS 87. Dr. James E. Wichita State	Long for	most long form rmat provides th	at instructions use long format 1 (Figure 1.4). e following fields:
mes Ia Sta	200 - 10 10 10	Field	Field Description
7-08 E. Toma ate Unive		OP	This 3-bit field defines the basic operation to be performed by the BCE.
MS 87-08 Box Dr. James E. Tomayko Collection Wichita State University Libraries.		VALUE	This 18-bit address is used either for immediate data or as an address.
- <u>-</u>		M	This bit influences how the Value field is used.
H J FF 50 of NASA Documents Special Collections and University Archives	proviđe	Long format 2 24 bits to be g	is used by the Transmit Command instruction to iven to the MIA for command transmission.
F cuments ections a	to speci	Extended form	at 3 is used by the Message In/Out instructions , Transfer Counts and Commands.
			승규는 승규는 방송을 가지 않는 것이 없는 것이 없다.
5 o			그렇는 방법은 것을 가지 않는 것이라. 그 것들 것이다.
) ity Ar			10
chives			이 같은 것 이상에서 이 것에 있는 것이 가격하는 것 같아요. 이상에 있는 것이 같아. 그 같은 것이 같아요. 이상에 있는 것이가 가격하는 것이 있는 것이 같아. 이상에 있는 것이 같아.
0	a 22 bit interface		

In many BCE instructions the direct addressing mode includes automatic indexing by twice the BCE's number. This allows BCE programs to be written in a table driven fashion, where the same BCE program can be used by many different BCE's, and yet each BCE will use a separate set of parameters in the programs execution.

WICHITA STATE UNIVERSITY LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box

4 J

뀨

00

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).

BCE REGISTERS 1.2

WICHITA

ABTATE

COLLECTIONS THIS MATERIAL WAY NOT BE

WAYNOT BE LIBRARI

YOPY

A DHOVIDED BY

177

SW

87-08

ω

ŠX

1

Q

뀨

U 0

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

DED E

ROT

THIS MATERIAL THIS MATERIAL TECTED BY CC TITLE 17 U.S

PEPRODUCED IN NIV PARTON

1.2.1 BCE Programmable Register

Each BCE contains several registers under direct program control. They are:

> BASE --An 18-bit Base Register PC --An 18-bit Program Counter MTO --An 18-bit Maximum Time Out Register IUAR --A 5-bit Interface Unit Address Register Indicator --A 1-bit indicator bit in the BCE/MSC Indicator Register.

S. CON The BASE is used in locating I/O buffers in main memory. A11 such buffers are base-relative, allowing the same BCE program to be with different buffers by simply changing the Base before used entering the common program segment.

The Program Counter is an 18-bit register indicating the main memory halfword or fullword location of the BCE instruction being It should be emphasized that there is a executed by this BCE. separate PC for each BCE, and that the contents of one PC need not have any relation to the contents of a different PC in another BCE.

The Maximum Time Out Register is used primarily during the reception of data to indicate the maximum time a BCE should wait for a subsystem to respond to a command with the beginning of a stream of input data. This time is defined as the "latency" of the subsystem. Failure of a subsystem to respond within this period of time results in a BCE declared error condition.

The Interface Unit Address Register contains the 5-bit subsystem address of the subsystem presently in communication with the This address is derived when a command is issued by a BCE BCE. (Figure 1.1(c)), and is used in the construction of data words to be sent to a subsystem (Figure 1.1(a)), and in checking for proper subsystem response when data words from a subsystem are being received (Figure 1.1(b)).

The BCE/MSC Indicator Register has 1 bit associated with each BCE. A BCE is free to set or clear this bit under program control. The MSC can read all such bits and monitor when various BCE's have set OT cleared their bits. The MSC may also reset a BCE's Indicator bit via an ORBI instruction. This provides a means for BCE's to signal to the MSC the occurrence of various events such as execution of listening mode programs.

The detection of various errors will also set a BCE's Indicator bit to 1 (See Paragraph 2.2).

1.2.2 BCE_Status_Registers*

The modes and status of each BCE is recorded in the following registers:

- (1) BCE Busy/Wait Bit -- For BCE i this is bit i of the Busy/ Wait Register (STAT 4). A 1 in this bit indicates that the BCE is busy executing a program located in main A 0 indicates it is not busy. memory.
- BCE Program Exception Bit -- For BCE i this is bit i of (2) the Program Exception Register (STAT 1). A 0 indicates that the BCE has encountered some problem in the execution of a BCE program. A 1 indicates that no problem was encountered. The Status Register associated with that BCE contains a description of the cause of the problem.
- (3)Transmitter Enable Bit -- For BCE/MIA i this is bit i of the MIA Transmitter Enable Register. A 0 in this bit prevents the BCE from issuing a command or transmitting data over the bus to which its MIA is connected. This bit may be changed only by a PCO from the CPU.
- (4) Receiver Enable Bit -- For BCE/MIA i this is bit i of the MIA Receiver Enable Register. A 0 in this bit prevents the MIA from transferring any data or commands it receives on the bus to the BCE. This bit may be changed only by a PCO from the CPU.
- (5) BCE Status Register. Each BCE maintains a unique 32-bit status register describing what, if any, errors the BCE has encountered during the execution of a program. Table 1.2 describes the format used in these registers.
- BCE Identity Register. Each BCE maintains (6)a register that contains twice its own BCE number. This register is used in computing addresses during direct mode BCE instruction. The register is set while the BCE is leaving the Halt state and entering the Wait state, and is not altered by the BCE at any other time.

* PROGRAMMING NOTE

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIE: SPECIAL COLLECTIONS WITHOUT WATTER FEMALON IN MATERIAL MAY NOT SE COPE RETROLOGINANT PARTINI MOTIFICATION MATTERISTICATION

LIBRARIES

MS

87-08

Box

2

T

U 0 ι,

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

BE COPIED OF

THIS MATERIAL MAY BE PROJECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVINES

The BCE Status Registers should not be changed via PCO commands while the BCE is busy.

1

TABLE 1.2

BCE STATUS REGISTER

	м	P	s	E	۷		I	U	A				S		· · · · ·			G A P	S T	X M T		I T O	T O	B T O	B A	I		L
0 2	3	4	5	e y sê alet	7	8				12	13	14	15	16				21	22	23	24	25	26	27	28	29	30	31
WIC			B	IT																								1
FO PROTI			3	1 -	3	0			R	ese	TV	eđ				l gata												
FOR RESEARCH THIS MATERIAL ROTECTED BY COD (TITLE 17 U.S. COPY PROVIE IITA STATE UNIVER SPECIAL COLL			29	9 -	I				1	:11¢	eg al	10	рс	ode			his 110 xec	ega	BCI 1 j ion	ns	tri	ict	nte ior rog	ı i	n t	an he		2
FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS			28	3 -	В	A			B	lour	nd a:	гy		Ali	gnm (e i	nco nst ali	ru	ter cti	on	C	i.l			OLI	CE at dd		
LAW BRARIES			27	7 -	B	ro			B	loc	k :	ri m	e	Ou	t1	t f	ece ime or nd.	an an	ou		wh	il			iti			
MS 87-08 Box 42 F			26	5 -	T)			T	'ine	e Ot	ıt		A 1	Recie	o d t i	Da ut ata ime npu irs	W W O O	hil ord	e t	wa o a	it rr re	d c	۲ ۹.	da			
Box			25	; -	I	ro			. I	nit	ia:	L T	ine	e Oi	ıt -	t f	ime	t t	ou he	t f	wh	il	e	wa	iti			
1		25	24	ţ					R	ese	I Ve	∋đ					. *											
FF FF			23	3 -	XI	IT			Т	ran	s ni	Ltt	er	Di	sabl	e D a h	ata ssc ad	ut: i: ci:	ion nst ate s	ru d tra	of cti wi ans	a .on .th	T t	ra he hi	s B di	it IA CE s-		
50						1 43 5				ľ			14												0			

Wichita State University Libraries, Special Collections and University Archives

2010		
WITHO		set if the MIA was found busy when it was time to initiate transmission of a new data word.
FOR RES THIS M PROIECTED (TITLE COPY WICHITA STATE SPECIA SPECIA	22 - ST	Self Test Error A BCE Self Test Instruction has detected a fault in the BCE.
R RESEARCH HIS MATERIA COTED_BY CC TITLE 17 U.S. TITLE 17 U.S. TATE UNIVE STATE UNIVE STATE UNIVE STATE UNIVE STATE UNIVE STATE UNIVE	21 - GAP	Gap of greater than 20 usec. occurred during execution of a transmit data instruction, or 5 usec during a MOUT.
L MAY DED I COED I RSIT	20 - 16	Reserved.
E ONLY AY BE UGHT-LAW IBP IBP TY LIBBARIES TIONS UNAWIEDOSTORY	15 - s	Sync Error While executing a Receive Data Instruction, an input word with command sync was received. (See #RDS Instruction)
	14 - 13	Reserved
	12 - 8	Subsystem Address This field is the logical "OR" of the received sub- system addresses of all input words that were de- tected to have errors during execution of previous Receive Data Instrs.
MS 87-08 E Dr. James E. Tomayko Colle Wichita State University Libra	7 - 5	SEV This field is the logical "OR" of the SEV bits of all input words that were detected to have errors during execution of previous Receive Data Instruction. The S and V bits were inverted before the "OR". Thus, any pattern other than 101 will be recorded in these bits.
Box <i>H</i> J F ko Collection of NASA Documents rsity Libraries, Special Collections a	4 - P	Parity While executing a Receive Data Instruction, an input word with bad parity was detected.
Box $\mathcal{H}_{\mathcal{A}}$ FF $\mathcal{S}_{\mathcal{A}}$ ko Collection of NASA Documents rsity Libraries, Special Collections and Unive	3 - M	Signature Mismatch While executing a Receive Data Instruction, a · mismatch between the
nive		15

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

00

input's IUA and the BCE's IUAR. The input IUA was simultaneously 'OR'ed into bits 8 - 12 of the status word.

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NEEDOSTORY

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box 42

뀨

50

2

C

Reserved.

1.3

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW

MITHOUT WRITTEN PERMISSION. THIS MATERIAL MAY NOT BE COPIED OF REFROCUCED IN ANY FASHION, NOR PLACED IN MY FETOSITISTY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SM

87-08

Box

С Д

뀌

00

(TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS

BCE IMPLEMENTATION

- Any BCE implemented within an IOP consists of:
- A segment of Local Store. This consists of 4 words from each of Banks A and B, and 8 words from Bank C.
- (2) A bit in the IOP Busy/Wait Register.
- (3) A bit in the IOP Program Exception Register.
- (4) A bit in the IOP Halt Register.
- (5) A bit in the BCE-MSC Indicator Register.
- (6) The associated MIA.
- (7) A buffer location in the MIA Buffer.
- (8) A bit in the MIA Transmitter Enable Register.
- (9) A bit in the MIA Receiver Enable Register.
- (10) One of the Microprogram Counters. This contains the ROM address of the next micro instruction to be executed for this BCE.

As described in the IOP Functional Description (IBM No. 74-A31-016;), the operation of all BCE's and the MSC is time-shared. Each BCE executes its next microinstruction from ROS at intervals of one every 16.5 microseconds. During other periods of time the only carried on are previously requested BCE-related operations still operations, memory MIA reception/transmission of data, an d CPU directed PCI/0.

The general makeup of a BCE's Local Store segment is shown in Figure 1.5. All unlabelled words are used as temporary or working registers during instruction execution.






Figure 1.5. BCE Local Store Usage

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SW 87-08 Box 1 Q 귀 00

2.0 GENERAL BCE OPERATION

During normal operation a BCE can be in one of three, states: Wait and Busy. In the Halt state the BCE is physically Halt, THE AWAITING A COMMAND AND A SIGNAL FOR THE AWAY OF TH restrained from performing any operations; in the Wait state the BCE is awaiting a command to execute a program; and in the Busy state the Figure 2.1 summarizes

Typical state transitions are as follows:

- During any system or CPU-directed BCE reset, the BCE is
- Upon release from the Halt state, the BCE enters the
- A signal from the MSC initializes a BCE, and places it
- In the Busy state, the BCE is executing a program located in main memory. It exits the Busy state only (4) upon execution of a Wait instruction, detection of an invalid instruction or operating error, or some reset In all but the latter case, the BCE re-enters signal. the Wait state; in the latter case it is forced to the Halt state.

The two bits that indicate the current state of BCE i are its Halt bit (Bit i of the IOP Halt Register) and its Busy/Wait bit (Bit IOP Busy/Wait Register). i of the In addition, the BCE Program Exception bit indicates if the BCE has found an error during its last time in the Busy state. If it has found an error, the BCE period of Status Register contains a record of the 'exact error.

The following sections describe each state in detail.

2.1 HALT STATE

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPI REPRODUCED IN MAY FASHON, NOR PLACED IN MAY PERGENCERY

WICHITA

MS

87-08

Box

1

Q

뀨

U 0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

PRO.

- The primary purpose of the Halt state is two-fold:
- Allow the external world to reset BCE operation to (1)a known condition.
- Upon the detection of very serious IOP faults (such as . (2) failure in the microstore) to isolate the BCE and prevent it from performing potentially erroneous operations.

Entry and exit from the Halt state are controlled by the value of a single "BCE Halt" status bit which is part of the IOP Halt Register. There is one such bit for each BCE. As long as this bit is set, the BCE microprogram counter is forced to point to a micro-

instruction that performs no operation other than clear the BCE The Halt bit may be set to 0 at any time, and Busy/Wait bit. effectively terminates anything that the BCE is doing.

The signals that set a BCE Halt bit to 0 (Halt) include:

- BCE/MSC disable discrete, Discrete Input 0, or a Master (1) Reset PCO from the CPU.
- Setting of the Fail Latch for this GPC by (2) either the Redundancy Management voting logic or IOP detected serious errors such as ROS parity error.
- A "Halt Processor" PCO from the CPU with a 1 (3) in bit position i (when BCE i is to be halted).

The first two signal classes halt all BCE's.

from this state to the Wait state occurs only when the Exit following occurs:

- BCE Disable Discrete is reset. (1)
- (2)Fail Latch is reset.

THOUT WRITTEN PEHMSSION, THIS MATERIAL MAY NOT BE COPIED OF ROPADCUCED IN ANY FASHORN NOT PLACED IN MY HED SETTERY

NICHITA

SPECI

≥ m

UNIVERSI

DROVIDED BY UNIVERSITY LIBRARIES COLLECTIONS

SM

87

 $\widetilde{\infty}$

ω

2

1

Q

П TI U 0

Dr.

James

Ē 6

Wichita State University Libraries, Special Collections and University Archives

Tomayko Collection of NASA Documents

PRO

TH

J II ES

m

ARCH

ONLY

OTECTED BY C.

COPYRIGHT RIAL ŝ

LAW

CODE


a CPU "Enable Processors" PCO with bit i (for BCE i) set to 1 and is The PC I/O manual (IBM No. 6246556) describes the PCO that present. set/reset the Halt register.

Upon any exit from the Halt state, the BCE Program Exception is set to one (no errors). The BCE Status Register is cleared to bit all zeroes, and the BCE Identity Register is set to twice the BCE's number.

Although a BCE's Halt bit may be changed at any time, it does not affect the BCE's operation until the next time that the BCE executes a microinstruction. Consequently, to guarantee that a BCE has been halted, the BCE's Halt bit should be at 0 (halted) for a minimum of 18 usec. before being reset to 1 (enabled). This will guarantee that the BCE has truly been forced to the halt state for at least one BCE microcycle.

For similar reasons, a BCE should not be considered released from the Halt state and in the Wait state the instant its Halt bit is set to 1 (enabled). Release from the Halt state does not begin until the first BCE microcycle after the Halt bit has been reset, and continues for several BCE microcycles (about 100 usec.) as the BCE its internal registers and prepares to enter the Wait state. resets After this transition, the BCE will be in the Wait state, and will perform as described in the next section.





2.2 WAIT STATE

WICHITA

SPE

SPECIAL

COPY

E 17 U.S. CODE). Y PROVIDED BY E UNIVERSITY LIBRARIES AL COLLECTIONS

FOR RESEARCH USE O THIS MATERIAL MAY E PROTECTED BY COPYRIGH (TITLE 17 U.S. CODE)

D BY COPYRIGHT I

LAW

MS

87

-08

ω 2

2

2

뀨

J 0

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

In the Wait state, a BCE is prepared to be told to perform а This wait loop is implemented by a micro-routine that BCE program. monitors the status of the BCE's Busy/Wait bit. The BCE remains in Wait state as long as its bit is reset to the "Wait" value (0). the When the MSC (via an @SIO) sets this bit to busy, the BCE transits to Busy state. This transition consists of using the present value of the BCE's Program Counter as the starting address of a BCE program in main store.

Entry to the Wait state occurs either upon exit from the Halt as described above, or by a transition from the Busy state. state, A BCE performs this latter transition when any of the following occurs:

- (1) A "Wait" instruction is executed.
- (2)An instruction with an illegal opcode is encountered.
- A valid long format instruction is found starting on (3) an odd halfword boundary.
- (4) A significant error occurs. (such as in transmit OI receive data instruction) .

the final three cases, Tn a BCE performs the following actions before entering the Wait state:

- It sets its bit in the Program Exception Register (1)(STAT 1) to 0.
- It sets its BCE-MSC Indicator bit to 1. (2)
- It records the cause of the error in its own BCE (3) status register.
- (4) It leaves the Program Counter pointing to the offending instruction.

BCE's Indicator bit is set, upon detection of an error, The to aid in handling Listen mode programs where this bit is used to signal completion of some operation to the MSC (via a Repeat on Indicator instruction).

Exit from the Wait state is normally to the Busy state. This is done, by the MSC, via a sequence of MSC instructions that include:

- A "Load BCE Base" instruction 1) to set the BCE's Base register.
- 2) A "Load BCE Program Counter" instruction to set the BCE's Program Counter.

3) A "Start I/O" instruction to set the BCE's Busy Wait bit.

Note that the CPU can perform the equivalent of the first two via PCO's to the BCE's Local Store. Also, via PCO's, the functions CPU can reset the BCE's Status Register and Program Exception bit. The CPU cannot, however, directly set a BCE's Busy/Wait bit.

Note also that a BCE's Program Counter need not always be set the MSC sets the BCE to busy, since the BCE Wait instruction before (#WAT) when executed, leaves the PC pointing to the next sequential instruction. This next instruction may be programmed as a simple instruction. branch to the beginning of the next BCE program segment. In this case, the MSC need only execute an SIO instruction to restart the BCE at the next segment.

While a BCE is in the Wait state, the CPU may perform PCI/O activity without disturbing the BCE.

2.3 BUSY STATE

0

0

WITHOUT WRITTEN PERMISSION, THIS MATERIAL WAY NOT BE COPPORED IN MY FERMINICAL WAY REPORTORY

THIS MATERIAL WAY NOT BE COPE

ICHITA

COPY P A STATE L SPECIAL

E UNIVERSITY LI

BP

PARIE

MS

87-08

Box

1

T

U 0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED B& COPYRIGHT L (TITLE 17 U.S. CODE).

LAW

In the Busy state, BCE i is in the process of executing a program out of main store. A value of 1 in the ith bit of the IOP Busy/ Wait Register indicates this condition.

The Busy state may be entered only from the Wait state, as described in the previous section. When the transition occurs, the BCE uses the value in its Program Counter to mory and start executing it. to fetch the first instruction from memory The BCE continues executing instructions until either a Wait instruction or some kind of invalid instruction is encountered. In either case, the BCE transitions back to the Wait state, again as described in the previous section.

an MSC @SIO instruction will set a BCE's Busy/Wait Although bit to busy within the time frame of the instruction's execution on the MSC, the BCE will not necessarily begin immediate execution of the first instruction. The possible delays include:

- The time required for the BCE to recognize that its Busy/Wait bit is set (up to 16.5 usec.)
- The time required to bring out the PC and request 0 the instruction word from memory (up to 33 usec) and,
 - Any time required for the memory read request to reach the DMA channels, be read from memory, and be returned to the BCE.

23

The memory read request time delays the BCE setup only when handling time exceeds 16 usec. This situation can occur when several BCE/MSC processors have requested memory reads simultaneously.

While the BCE is in the Busy state, the CPU may execute any PCI without problem. However, all PCO's that write into BCE Local should be carefully controlled since the MSC is not aware that Store this action has occurred, and the resulting BCE program execution may be unpredictable.

2.3.1 Busy State Operating Modes

WITHOUT WRITTEN PERMISSION.

ICHITA

STATE L

AL COLLECTIC

SW

87-08

E Š

I

Π U 0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

REPRODUCED IN ANY FASHION, INCR PLACED IN ANY REPOSITORY

FOR Once in the Busy state a BCE may operate in one of two mouse, OTHER Once in the Busy state a BCE may operate in one of two mouse, Science of the Busy state a BCE may operate in one of two mouse, Science of the Busy state a BCE may operate in one of two mouse, Science of the Busy state a BCE may operate in one of two mouse, Science of the BCE's MIA transmitter is disabled. In Command mode

COPYRIG AL MAY O free to t rel The BCE Mode affects the way certain BCE instructions are In the Command Mode, a BCE is in command of its bus and is free to transmit commands and data over the bus. A BCE in the Listen relies on a BCE in another IOP to indicate the operations to be performed and to issue the appropriate commands to subsystems the on bus to perform the operations. Consequently, a BCE in Listen mode will handle instructions that transmit commands in a different manner BCE executing the same program in the command than a mode. Additionally, a BCE in the Listen mode uses a Wait for Index as an instruction to wait for some other BCE in another instruction IOP to provide a signal as to what it should do. This signal is used by the Listening BCE in a table-look up process to determine an appropriate BCE program for execution.

Section 4 describes the differences between Command Mode and Receive Mode in greater detail.

2.3.2 -Summary of Error Modes

Table 2.1 summarizes all the errors detectable during a BCE and the resulting actions. Separate columns indicate which, program if any status bits are set, and whether or not the BCE enters the wait state. If any status bits are set, the BCE Program Exception bit is also assumed set to 0, and the BCE/MSC Indicator bit is set to 1.

TABLE 2.1

SUMMARY OF BCE-RELATED ERRORS

Action WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIE REPROJUCED IN ANY FASHON NOR PLACED IN ANY REPOSITORY Status Bit Wait State Other FOR RESEARCH USE ONLY THIS MATERIAL MAY BE COPY PROVIDED BY COPY PROVIDED BY COPY PROVIDED BY COPY PROVIDED BY WICHITA STATE UNIVERSITY LIE SPECIAL COLLECTIONS FIIOI Detected By ____Set? Entered? Action Illegal BCE Microcode Bit 29 Yes Instruction Long Format Microcode Bit 28 Yes BCE Instruction on Odd Boundary Bad Command Microcode/ None No Command Received in MIA ignored. #WIX Wait continued. DMA (see Illegal Instruction) Channel Logic Write all Parity Error 0's into on Instruc-Instruction tion Read register (illegal opcode) CPU interrupt. DMA Channel Logic 21 Yes CPU Inter-Parity Error, Microcode rupt DMA Timeout, or Time Out Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SN Queue Overflow on Data read for Transmit 87-08 Data Instruction DMA Channel Logic None NO CPU Inter-Parity Error, rupt. BCE DMA Timeout, or ãoes not Box Queue Overflow receive on other data data. reads 1 ROS Parity IOP Hardware No No BCE Reset to 2 Error, Clock halt. CPU Failure, Interrupt Termination Latch Set

25

U 0

Î

1.1

×	Self Test Detected BCE Fault	Bce Self Test Instructi	Bit 22 on	No	BCE Loops	- magelow
PROTECTE (TITL COP WICHITA STAT WICHITA STAT SPECI WITHOUT WRITTEN REAMS	- * -					
PROTECTED (TITLE COPY VICHITA STATE SPECIAL OUT WAITTEN PERMASSIO	Excessive Concurrency Iesulting	Microcode Time out	21	Yes		
	gap in Transmit					
DEC DEC	Aata, or 5 Usec in MOUT Transmitter Disabled					
HIGHT LAW ODE) D BY ITY LIBRARIE TIONS	Transmitter Disabled during	Microcode Test	23	Yes		
LAM FARIE	transmit data					*
	Transmitter Busy too	Microcode Test	23	Yes		
1	long					
	Parity Error on input data	MIA	4	Yes	Save IUA from data.	()
9	Input uata				Data not stored in MIA Buffer.	
MS	Wrong SEV bits	Microcode/ Hardware	5,6,7	Yes	0 11	
Jame .	Command	Microcode	15	Yes	11 11	
87-08 % E. Tom	Sync in Receive Data				(See #RDS)	
nayko Co	Wrong IUA in incoming	Microcode/ Hardware	3	Yes	II II	
Box	data					Ś.
MS 87-08 Box 4 J FF 50 Dr. James E. Tomayko Collection of NASA Documents	Failure of Subsystem to respond	Microcode time-out	25	Yes		2 1
A Docum	with data (1st word)					
FF	н , 1				a a a	
50	ы ж. 3823 — т.				3	
2			26		1 - 40 	

	X.			6246556A
Excessive interword gap in incoming data	Microcode time out	26,27	Yes	
WITHOUT WRITTEN PERFORMED BY PERFORMED BY MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY BE COPY PROVIDED BY COPY PROVIDED BY SPECIAL COLLECTIONS SPECIAL COLLECTIONS	MIA/Microcode time-out	26	Yes	Data is not stored in MIA Buffer. BCE will time out
SE ONLY NAY BE RIGHT LAW ODE) D BY TTY LIBRARIE TTONS				
MS 87-08 Dr. James E. Tome Wichita State Univ				
08 mayko Coll				
Box 4 J Ilection of NASA Docu braries, Special Collec				
MS 87-08 Box 4 2 FF 50 Dr. James E. Tomayko Collection of NASA Documents Wichtha State University Libraries, Special Collections and University Archives		27		
Archives				

MS

87-08

Box

1 Q

귀

U 0

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

BCE_INSTRUCTIONS The following pages in presently supported by each presently supported by each presently supported by each instruction is as follows: Performed by each THIS MATERIAL MAY BE SPECIAL COLLECTIONS O The general name upper left instructior A STATE UNIVERSION HIS MATERIAL MAY BE NAMESON HIS MATERIAL MAY BE NA The following pages include descriptions of the instructions presently supported by each BCE. The format for the description of

- The general name of each instruction appears in the the first page describing that
- The assembler abbreviation appears in the upper right
- The format of the instruction, including binary opcode assignments and field designations.
 - A table (where appropriate) relating addressing mode their effect on parameters used in the instruction execution, and how these addressing modes are signalled to the assembler.
- 0 A textual description of the instruction and its uses.
- 0 The minimum instruction execution time will not be presented here as it is supplied in Document No. 74-A31-00009A.

Since the IOP is a multiprocesser with up to 24 BCEs and the MSC requesting memory access independently of each other, it is possible that a memory request from a BCE can be delayed due to the servicing of earlier requests from other IOP processors. If these delays become significant (become greater than about 16.5 usec) then the BCE will be forced to wait for the memory operation to complete in increments of 16.5 usec. This will of course increase the instruction times.

These descriptions of instructions are grouped into several separate classes with a short prologue at the beginning of each class. These classes include:

Paragraph	3.1		BCE Register Operations
Paragraph	3.2		Branching Instructions
Paragraph	3.3	-	Transmit Instructions
Paragraph	3.4	-	Receive Instructions
Paragraph	3.5	-	Special Instructions

3.1 BCE REGISTER INSTRUCTIONS

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS WITHOUT WRITTEN REMAINSION, THIS MATERIAL MAY NOT BE COPIED OF

MS

87-08

Box

1

뀨

U 0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

PROTECTED

OR RESEARCH USE ONLY THIS MATERIAL MAY BE NEETED BY GOPKHIGHT LA (TITLE 17 U.S. CODE).

FAX-

FOR N.

REPHOQUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITORY

The BCE instruction set has several instructions that allow to modify or store many of its registers. it These registers include the Maximum Time Out register, the BCE-MSC Indicator bit, the Base register, and the Status register. In each case, the register referred to by the instruction is the one owned by the BCE executing that instruction.

The formats for these instructions are primarily 16 bits of the form of Figure 1.3, with the exception of the Load Base, which is a long format instruction (Figure 1.4). The Load Time Out and Load Base instructions use instruction bit 4 to indicate whether the addressing of the data to be loaded into the appropriate register is immediate or direct. In the first case, the data to be loaded is present in the instruction itself; in the latter, the instruction determines the address of the word containing data.


The Store Status instructions allow the specification of by the current BCE number in the computation of the memory indexing address to contain the status words. This permits the same instruction to be used by many BCE's since the index by processor number will construct a table of status words.

This group includes instructions to set or reset the BCE-MSC indicator bits. These bits have no meaning to the hardware, but can be read by MSC instructions, allowing them to be used as generalpurpose flags by the BCE and MSC programs.

#LTOI, #LTO

LOAD TIME OUT REGISTER

FORMAT :



NOTES:

SPECIAL COLLECTIONS

WICHITA

STATE

UNIVERSITY LIBRARIES

PROTECTED

(TITL COPY

m

C

ŝ

CODE

MS

87-08

ω

X

1

R

开

5 0

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

LAW

THIS MATERIAL MAY

ATERIAL MAY BE

Any value between 0 and 2047. This corresponds to time outs from 0 to 33.78 millisec.

The lower 18-bits of the fullword addressed by PC (updated) + 2. displacement + 2 x BCE#. This allows any count between 0 and 262143, or 0 to 4.325 sec.

DESCRIPTION

1.

instruction loads the Maximum Time Out Register (MTO) This with the Effective Count. This register is used by the Receive Data instructions to determine how long a BCE will wait for the first input word to arrive from a previously commanded subsystem. The resolution of this timeout count is 16.5 microseconds.

After loading the Maximum Time Out register, the BCE increments its program counter by 1 and begins execution of the next sequential instruction.


PROGRAMMING NOTE

In direct mode, the computation of the effective address includes the number of the BCE executing the instruction. This allows many BCE's to execute the same BCE program, but, each one uses a timeout parameter best suited for the subsystem with which they are communicating. Note that two times the BCE number gives a fullword index.

RESET INDICATOR BIT

6246556A

<u>#RIB</u>



FORMAT INSTRUCTION

#RIB

DESCRIPTION

5

The BCE to MSC indicator bit associated with the BCE that executing this instruction is reset to 0. This bit will not change is This bit will not change to until either a Set Indicator Bit (SIB) instruction is executed 1 or, the BCE error terminates some instruction at a later time. After this reset, the BCE's program counter is incremented by 1, and BCE bit is program execution continues.


Π

U 0

SET INDICATOR BIT

6246556A

#SIB



INSTRUCTION FORMAT

#SIB

DESCRIPTION

BCE to MSC indicator bit associated with the BCE that is The executing this instruction is set to 1. This bit will not change to either the BCE executes a Reset Indicator (#RIB) instruction 0 until or the MSC executes a Reset BCE Indicator (@RBI) instruction with this BCE's number. After this bit is set, the BCE's program counter is incremented by 1, and BCE program execution continues.

PROGRAMMING NOTE

In indexing mode the computation of the effective address includes the number of the BCE that is executing this instruction. This allows many BCE's to use the same BCE program, and yet store the status from each BCE in a different location. Note that the BCE number is multiplied by 2 to give a fullword index.

Dr. James E. Tomayko Collection of NASA Documents SW Wichita State University Libraries, Special Collections and University Archives 87-08 Box 1 2 귀 U 0

WICHITA STATE UNIVERSITY LIBRARIES PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).

TH DERMARION THIS MATERIAL MAY NOT BE COPIED OR

SPECIAL COLLECTIONS

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE

<u>#SSC</u>

STORE STATUS AND CLEAR

IMI DISPLACEMENT 101110101 1_1 L 3 0 4 5 15 Effective Address (EA) M IN STR.Format 0 PC + DISP. #SSC ADDRESS 1 PC + DISP + 2XBCENO #SSC ADDRESS(1)

NOTES: 1. PC is the updated Bus Control Element (BCE) Program Counter, i.e. the address of the next sequential instruction.

DESCRIPTION

This instruction stores the BCE's status register in the fullword location addressed by the Effective Address. The least significant bit of EA (the halfword address) is ignored. After initiating the store operation the BCE will then clear its status register and set its program execution bit (from STAT1) to 1 (GO). It will then increment its program counter by 1 and continue with execution of the next sequential instruction.

PROGRAMMING NOTE

In indexing mode the computation of the effective address includes the number of the BCE that is executing this instruction. This allows many BCE's to use the same BCE program, and yet store the status from each BCE in a different location. Note that the BCE number is multiplied by 2 to give a fullword index.

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY MOTIVE COPPEDOF

MS

87-08

Box

L J

П

00

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

#SST

STORE STATUS

MI DISPLACEMENT 1 FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT L 101110111 FOR THIS N 0 3 4 5 Effective Address (EA) IN STR.Format M PC + DISP. 0 #SST ADDRESS PC + DISP + 2XBCENO 1 #SST ADDRESS (1)

NOTES: 1. PC is the updated Bus Control Element (BCE) program counter, i.e., the address of the next sequential instruction.

DESCRIPTION

This instruction stores the BCE's status register in the addressed fullword location by the Effective Address. The least significant bit of EA (the halfword address) is ignored. After initiating the store operation, the program counter is incremented by 1 and the next sequential instruction is begun.

PROGRAMMING NOTE

In indexing mode the computation of the effective address includes the number of the BCE that is executing this instruction. This allows many BCE's to use the same BCE program, and yet store the status from each BCE in a different location. Note that the BCE number is multiplied by 2 to give a fullword index.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SM 87-08 Box 1 P 뀨 U 0

ATHOUT WAITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPYED

あまのこの」とななたらられ いちゅんりしん AV31975109

WICHITA

STATE UNIVERSITY

17 U.S. CODE

LAW

300 STATE TITLE

CIAL

COLLECTIONS

LIBRARIES

LOAD BASE REGISTER 1 1 IMI ADDRESS . | 11111111 101 0 101 1 1 1 1 0 3 4 5 1314 31 8 EFFECTIVE_ADDRESS INSTRUCTION FORMAT М 0 Address #LBR Address (Address + 2 x BCE#) 1 #LBR@ Address

DESCRIPTION

The 18 bit effective address is loaded into the current Bus Elements (BCE) Base Register. The associated program counter Control is incremented by two.

PROGRAMMING NOTE

In direct mode the computation of the effective address includes the number of the BCE-executing the instruction. This allows many BCE's to use the same program but, each BCE will get a different Base register. Note that twice the BCE number gives a fullword index.

SM Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 2 Q Π U 0

WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY NOT BE COPIED ON PEPROLUCEDIN ANY FASHON NORPACEDIN ANY REPORTION

THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW, (TITLE 17 U.S. CODE). COPY PROVIDED BY

FOR RESEARCH USE ONLY

6246556A

#LBR

3.2 BCE BRANCHING

The BCE instruction set includes instructions directing it to reset its own Program Counter and execute instructions at locations other than the next sequential one. As with the register class, these instructions affect only the PC register belonging to the BCE executing this instruction, and affects no other BCE.


This class of instruction includes an unconditional branch instruction and an instruction that allows a Listen Mode BCE to translate a Listen Command into a new Program Counter setting via a table lookup.

FOR RESEARCH USE ONLY THIS. MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAYNER COPPED WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAYNER COPPED WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAYNER COPPED

MS Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box L P 뀨 5 0

#BU

BRANCH UNCONDITIONAL



DESCRIPTION

The 18 bit effective address is stored into the current Bus Control Elements (BCE) Program Counter. The next instruction is found at this designated location, which may be on either a full or halfword boundary.

PROGRAMMING NOTE

direct mode, the computation In of the effective address includes the number of BCE executing the instruction. This allows BCE's to use the same program and still retain the capability to many branch to different segments as required for each BCE's operation.

Note that twice the BCE number gives a fullword index.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SW 87-08 Box 1 P 귀 U 0

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED OR REPROZUCED IN MAY FASHON, NOR PLACED IN MAY REPOSITORY

WICHITA STATE UNIVERSITY LIBRARIES

(THTLE 17 U.S. CODE).

THIS MATERIAL MAY B

LAW

WAIT FOR INDEX #WIX FOR TH FORMAT THIS MATERIAL MAY BE TECTED BY COPYRIGHT (TITLE 17 U.S. CODE). IS MATERIAL DISPLACEMENT 10 1110 101 11 5 MAY P INSTRUCTION FORMAT ONLY #WIX Table

> NOTE: Table = PC+ Displacement, where PC is updated Program Counter, and Displacement is integer between -1024 and +1023.

DESCRIPTION

This instruction places the BCE in a state where it will monitor, through its MIA, the system bus to which it is attached for commands from other IOPs. When it receives such a command, it uses of the command as an index into a table of branch addresses, and part branches to the indicated location. This procedure allows one BCE in one IOP to signal to another BCE in a different IOP that it is time to perform some BCE program.

Figure 3.2 diagrams operation of this instruction. The address starting of the table of branch addresses (one address/fullword) is the sum of the updated PC (1 + address of present #WIX) and the 11 bit Displacement field. This address is rounded up by 1 if necessary to make it a fullword address (least significant bit = 0). After computing this address the BCE sets itself up to accept from its MIA a bus word termed a "Listen Command" that has command. sync and an Interface Unit Address of 0 1 0 0 0 (in binary).

The BCE then goes into a tight loop of monitoring the MIA Buffer for a valid Listen Command. If at the entry to this loop, or at any time during this loop, the BCE finds that it is not in Listen its transmitter is enabled -- see Paragraph 4.1) then it Mode (i.e. will exit the loop and enter the Wait State. If it stays in Listen. and finds a valid Listen Command, it exits the loop. Mode, The BCE then places bits 14 to 18 of the command in its Interface Unit Address Register (IUAR). It also adds the Index bits 19 to 26 to the Table address computed earlier. This 8 bit Index is right justified and padded on the left by ten zero's when it is added to the 18 bit Table address. Figure 3.1 diagrams the makeup of a Listen command.

This computed address is used to reference a fullword in memory which contains in bits 14 through 31 a branch address. These 18 bits are

0

SW Dr.

87-08

Wichita State University Libraries, Special Collections and University Archives

James E. Tomayko Collection of NASA Documents

THOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED OR

COLLECTIONS

LIBRARIES

ICHITA

Spe

STATE U COPY

PROVIDED BY

0

LAW

REPHODUCED IN ANY FASHION, NOR PLACED IN MY REPOSITIORY

then loaded into the BCE's PC, and execution of the indicated instruction begun.

PROGRAMMING NOTES

If a #WIX is executed with the MIA's transmitter enabled, execution of the #WIX is equivalent to that for a #WAT, i.e. it resets its Busy/Wait bit, updates its PC by 1, and goes into a loop until the MSC sets the bit back to 1.


If the BCE is in Listen Mode, then during the entire time that the BCE is waiting for a Listen Command the BCE's Busy/Wait bit stays set to Busy. Thus any attempt by the MSC to execute a @LBB, @LBP, or @SIO involving this BCE will not go through, and will result in an MSC error and the setting of appropriate bits in the MSC Status Register.


After execution of a #WIX, the BCE's IUAR has been set to bits 14 to 18 of the received Listen Command. This permits the BCE/IOP that placed the Listen Command on the bus to condition the listening BCE(s) to accept data only from a certain subsystem. Typically the commanding BCE sends this subsystem a command to return a stream of data, which will then be picked up properly by not only the commanding BCE but also those on the same bus that were "listening" to the command BCE. Paragraph 4.1 should be referenced for more complete detail.

MS 87-08 Box $\mathcal{H}_{\mathcal{A}}$ FF $\mathcal{D}_{\mathcal{O}}$ Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS WITHOUT WAITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED OR RETPODUCED IN ANY FACHON IN THE MATERIAL ANY RETPODUCED IN ANY FACHON IN THE MATERIAL ANY RETPODUCED IN ANY FACHON IN THE INFINIT ANY RETPODUCED IN ANY RETPODUCED

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).





3.3 BCE TRANSMISSION INSTRUCTIONS

Each BCE in an IOP has the capability of directing its MIA to initiate the transmission of a word over the associated bus. These words may be either command or data words and when they are transmitted over the bus they have the formats shown in Figure 1.1(a) OT (C) . Out of these bits the BCE provides only the 24 information bits 3 through 26 and an indication of whether the word is a command or data word.

Command words are used to tell a subsystem to perform some action such as, get setup to accept N words of data that will be transmitted later. Since there can be many subsystems on a bus, each command contains a 5-bit Interface Unit Address (IUA), bits 3-7 of a bus command word, that specifies which subsystem should obey the command.

Data words are typically sent after a command, and contain the information that the BCE wants actual transferred to the subsystem. For each bus word this information consists of a 16-bit halfword from GPC memory. Surrounding this word are sync bits, a 5bit IUA, the pattern 101, and parity. The BCE provides the MIA with just the IUA, the 16-bit data, and 101. The MIA adds the rest.

3.3.1 Transmit Command Instructions

The BCE instruction set contains instructions that direct the transmission of both commands and data. The Transmit Command instructions (#CMDI and #CMD) provides all 24 bits of command information needed for the transmission of a single command word. The Message Out Instruction provides both a command and the location of a stream of data to be transmitted. The execution of such instructions also sets the BCE's Interface Unit Address Register (IUAR) to whatever IUA is specified in the command.

The Message In (#MIN) instruction combines both the transmission of a command and the reception of a stream of returning For additional detail see Paragraph 3.4.8. data.

Transmit Data Instruction 3.3.2

The Transmit Data instructions (#TDS, #TDLI, #TDL, and #MOUT) specify the starting address of a buffer in memory and the number of halfwords that are to be taken sequentially from this buffer and given to the MIA for transmission as data. The subsystem to which this data is directed is specified in the IUAR, which typically was set during the transmission of the last command.

All buffer addresses for data transmission are Base register The instructions contain only a displacement (sometimes relative. assumed to be zero) that is added to the Base to compute the buffer starting address. This implementation is particularly useful when I/O

AOUT WRITTEN PERMISSION, I FITIA INNT REPRODUCED IN ANY FASHON, NOR DI FOR RESEARCH USE ONLY THIS MATERIAL MAY BE DTECTED BY COPYRIGHT LAV (TITLE 17 U.S. CODE). COPY PROVIDED BY SPECIAL 17 U.S. CODE). 7 PROVIDED BY E UNIVERSITY LIBI AL COLLECTIONS THIS MATERIAL MAY NOT BE COPIED OF LIBRAR LAW

IES

buffer areas are formatted in exactly the same way (for example for identical buffers containing torquing data for a set of identical The same BCE program can be used to output the data from any gyros) . of these buffers by appropriate initialization of the BCE's Base register before the BCE is started at that program. Beside the BCE itself, both the MSC (via a @ LBB) and the CPU (via a PCO) can set any BCE's Base.

Base relative addressing also allows simultaneous use of the BCE progam by several BCE's. same Initializing each BCE's Base register differently allows each BCE to transmit different data, while using the same BCE program.

Each Transmit Data instruction specifies the number of memory halfwords to be transferred. In all cases, the actual binary field used to specify this transfer count is treated as a positive integer that is numerically 1 less than the number of halfwords that will be transferred. Thus, a count of 0 corresponds to a transfer of 1 halfwords; a count of 262,143 corresponds to a 262,144 transfer.

3.3.3 Typical Bus Timing - Gaps Between Outputs

CHITA

A STATE L SPECIAL

COPY

UNIVERSITY COLLECTION

BRAR

1TS

SW

87

B

2

1

T

U 0

Dr. James

ш 80-7

Wichita State University Libraries, Special Collections and University Archives

Tomayko Collection of NASA Documents

THIS MATERIAL MAY BE THIS MATERIAL MAY BE DECTED BY COPYRIGHTLLAW (TITLE 17 U.S. CODE).

OTHNANA PAS-

THIS MATERIAL MAY NOT BE COPIED

INTERACED IN ANY REPOSITORY

A typical sequence of BCE instructions that transmit a set of data to a subsystem consists of either a Transmit Command instruction followed by a Transmit Data instruction or a single Message Out The resultant sequence of activity as seen on the bus is instruction. pictured in Figure 3.3. Each bus word requires 28 microseconds for transmission, and is separated from the next bus word by a short period of time during which the bus is inactive. These periods of time are called "inter-word gaps". On Figure 3.3, the gap between the ith and i+1st data words is denoted as g(i), where the gap between the command and first data word is g(0).

Under normal operating conditions the gaps between data words $i \ge 1$) transmitted by a BCE is fixed at 5. The length of gap (g(i), g (0) depends on the instruction sequence used to transmit the command. For a Message Out instruction this gap is fixed at 5 microseconds. For a Transmit Command instruction followed by a simple transmit data instruction (non #MOUT), the gap g(0) depends on the exact type of Transmit Data instruction used, the number of instructions between the Transmit Command and the Transmit Data, whether the first data word comes from an even or odd halfword, and how long it takes to make all memory references between execution of the Transmit Command and the Transmit Data. Assuming no delay due to memory contention (See Error Modes - Excessive Concurrency), the gap g(O) for such cases can be estimated from:

> Time to execute all instructions between the Transmit Command instruction and the Transmit Data instruction

Time to set up the Transmit Data Instruction

- 12 usec

THIS MATERIAL MAY BE OTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY STATE The time to set up any Transmit Data instruction is the time required to compute the address of the first word of data, to save the transfer count and to request and receive this first word. Table 3.1 summarizes some typical initial gaps and assumes no intervening instructions and no delays due to memory contention.

3.3.4 Echo Back

Whenever a MIA transmits something it echos back into the MIA Buffer a copy of what is sent out. This copy stays in the MIA buffer either it is overwritten by something else received or until transmitted by the MIA or it is removed by the BCE during a Receive Data Instruction.

Note that if one or more data words are transmitted, the last data word remains in the buffer. MIA A subsequent read data instruction would mistake this word from the first data word and probably time out waiting for what it thought was the second word. At least the data would be skewed one word to the right and the last word would be lost.

This problem can be avoided by entering the halt state between the transmit and the receive instructions or by issuing a read of one word and discarding the data and then issuing the desired read command.

The above situation does not create a programming problem in most BCE operations, because in the usual case the word in the buffer when the data read is executed will be a command word, which the read microprogram will inspect and discard. One case in which the programmer must take into account the problem is that of mass memory write operations, where the IOP transmits 512 data words and then a Search Complete Word receives (SCW) which was automatically transmitted by the mass memory without a command word intervening. In this case the read of one word must be made to clear the buffer, then read with delay to await the SCW. The problem has also been а reported to occur in DEU dump responses. The same avoidance technique is effective here.

ETHOCLOSS IN ANY FASHION, NOR PLACED IN ANY REPOSITORY

PERMISSION, THIS MATERIAL MAY NOT BE COPIED OR

ECTIONS

LIBRAR

IES

SW

87-08

Box

1 Q

> Тİ U 0

CC, A STATE






TABLE 3.1

TYPICAL GAPS BETWEEN COMMAND AND DATA WORD

			TCUT OULD	COULTRID AND DAIR WO		<u> </u>	-mailer
РВО						ал 1 - 2	
THIS M THIS M OTECTEL (TITLE COP SPECI SPECI				Assuming 1st Data from Even Addressed		Assuming 1st Data from Odd Addressed	1
AL CO	Type of 1	and the state	Data	Halfword	r.	<u>Halfword</u>	-
IAL M COPYI J.S. CI VERS	9 3 3 4 4 8	#TDS #TDLI		21.5 21.5		38 38	
AY BE AIGHT ODE). D BY ITTY L		#TDL #MOUT		38 5		54.5 N.A.	منبعون
LAW LAW S NOT SEC							

All Times in Microseconds

MS 87-08 Box 4 J FF 5 0 Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 50

3.3.5 Error Modes - Disabled MIA

WICHITA

575CI SPECIAL

COLLECTI

10NS

ALEBINI VIVINO- 3E COPIED OR

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

RO

RESEA in

LAW

(TITLE

OPY

PROVIDE

LIBRARIES

SW

87-08

8

1

P

П П U

0

ATERIAL WAY BE ATERIAL WAY BE BY COPYRIGHT 17 U.S. CODE) --17 U.S. CODE]
HOUT WAITTEN PERMASSION, THIS M

There are two aspects of general IOP operation that are outside the control of an individual BCE but that affects the execution of a Transmit instruction. These are the condition of the MIN's transmitter and receiver (enabled or disabled), and the amount of traffic through the IOP DMA channel due to PC I/O and DMA requests the MSC and other BCE's. The status of the MIA is controlled by from the Transmitter Enable and Receiver Enable bits in the Control Monitor. These bits are set/reset strictly by the CPU via a PCO. The transmitter must be enabled before a BCE will attempt to transmit either commands or data. If the transmitter is disabled at any time during the execution of a Transmit Data instruction (an error mode), the BCE executing that instruction will terminate the transmission of the rest of the data stream, set its Program Exception bit to 0 and bit 23 of its Status register and its BCE-MSC Indicator bit to 1, and enter the Wait State. It is up to the MSC or CPU, by analysis of the Program Exception register and Status Registers, to detect this error and perform appropriate recovery.

A related error mode occurs if the MIA is still busy when the BCE has decided it is time to transmit another word of data. normal timing of a BCE makes this impossible unless either the MIA OT BCE has Therefore, the termination is the same as for a failed. disabled transmitter.

Execution of a Transmit Command instruction, with the transmitter disabled, will not cause an error condition. This allows the Listen Mode BCE's to execute the same programs segments that the BCE/IOP in command executes. For example, a BCE must tell a subsystem to return some data but a listen BCE whose transmitters are disabled should ignore such commands and simply continue to the following receive instructions.

Note that this is particularly true of the Message In instruction, where a Command mode BCE will transmit the command and a Listen Mode BCE will go directly to the receive loop.

3.3.6 Error Modes - Excessive Concurrency

The IOP is functionally a multiprocessor with at least 25 separate processors (24 BCE's, 1 MSC), all of which can be generating memory requests independently. Since there is only one DMA channel and it can handle only one request at a time, these requests may stack up, delaying the honoring of the later requests for significant If these requests were for data for a Transmit Data periods of time. instruction (#TDS, #TDLI, or TDL), and they were delayed beyond the time at which the BCE wished to transmit them, then there could be significant periods of dead time on the bus between separate transmission of bus data words. These dead times are called "interword gaps", and if they become excessive they will cause the subsystem at the receiving end to time out and declare the BCE to be at fault.

Consequently, a BCE in the middle of a Transmit Data loop will allow gap of at most 20 microseconds to occur between data words. If a data request is not honored by the time a gap of 20 microseconds has occurred since completion of the last data word transmission, then the BCE executing the instruction terminates the transmission, sets its Program Exception bit, its BCE-MSC Indicator, and bit 21 of its Status register, and enters the Wait State. An MSC or CPU routine must then handle recovery or retry as deemed appropriate.

Message Out instruction provides more time for data read A requests to be handled and thus is less susceptible to excessive concurrency than any of the simple Transmit Data instructions. Consequently, a #MOUT instruction will error terminate in the above Tfashion if it cannot maintain a 5 usec gap between all outputs in the

The property of the the time-out sequence described above. Note that there is no time out check on the first data STATE UNIVERSITY LIE UNIVERSITY L LIBRARIES

Note that there is no time out check on the first data request for #TDS, #TDLI, or #TDL.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents SN 87-08 Box 1 Q T U 0

WITHOUT WRITTEN PERMISSION, THIS MAY

MATERIAL MAY NOT BE ACTIN ANTREPOST

ICHITA

(J)

RO

6246556A TRANSMIT COMMAND #CMDI, #CMD IUA IMMED 11111110111101 1 1 1 1 1 5 8 1213 <u>INSTRUCTION FORMAT (BIT 4 = 0)1,2</u> #CMDI IUA, IMMED MITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED OF WICHITA STATE UNIVERSITY LIBRARIES PROTECTED BY COPYRIG ADDRESS FOR 111111 111110101010101010101 11 1 1 SPECIAL COLLECTIONS 3 8 0 4 5 1314 TITLE 17 U.S. RESEARCH USE ONLY OPY PROVIDED B INSTRUCTION FORMAT (BIT 4 = 1) COPYRIGHT #CMD ADDRESS 3 CODE NOTES : LAW 1. IUA is the Interface Unit Address, a 5 bit quantity in the range of 0 to 31. 2. Immed is a 19 bit constant. 3. . Address + 2 x BCE# is the main storage location of a fullword containing a 24 bit command, right justified. DESCRIPTION 11 MS Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents This instruction is used to commands send 24 bit to a the serial bus connected to the current BCE's MIA. In subsystem on 87-08 immediate mode (#CMDI) the command is found immediately in bits 8 thru 31 of the instruction. In direct mode (#CMD) the command is the lower 24 bits of the main store fullword computed from address field the (Bits 14 thru 31) of the instruction. (The halfword addressing bit, bit 31, is ignored). The format of the commands sent out by MIA the is: Box 1 1 1 24 BIT COMMAND |P| SYNCI 1 Q 27 2 3 26 SYNC = COMMAND SYNC 귀 PARITY P = U 49 0

The actual transmission of the command is conditional on the BCE's associated MIA's Transmitter being enabled and the MIA not being busy. If either condition is false the command is not sent, but no error condition is set.

After execution of this instruction the BCE's program counter incremented by 2, and the next sequential instruction is executed. is

PROGRAMMING NOTES:

WITHOUT WRITTEN I

HIS MATERIAL WAY NOT BE COPIL

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

1 2

귀

U

0

CHITA

SPECI

THIS MAT PROTECTED B (TITLE 1) COPY P The start of the actual transmission of the command by the in I begins about 16 usec before the end of the instruction. MIA Thus $m^{\prime\prime}$ execution of the next instruction following a #CMDI or #CMD (Transmit 17 U.S. CODE). PROVIDED BY UNIVERSITY LIBRARIE L COLLECTIONS 17 U.S. O begins before the MIA has completed transmission of the If this next instruction is also a #CMDI, the MIA will still Command) \bigcirc command. OPYR _ be busy when the #CMDI wishes to transmit its command, and "transmission of the command will be suppressed. The #CMDI will then IGHT owait 16.5 microseconds and try again. If the MIA is no longer busy the transmitter is enabled, the command is sent and the next Zand instruction is processed. If either condition is false, the command aborted, but no error condition is set, and the next instruction is


> Either instruction can be used to send a "Listen Command" BCE on the same bus but in another IOP. In either case the 24 bits a of command information consists of 01000 (the common IOP address), don't care bit, and an 18 bit absolute address.

> For the #CMD instruction, the address of the command word includes the number of the BCE executing the instruction. This allows many BCE's to execute the same BCE program, but at the same time it allows each BCE to transmit a different command. Note that twice the BCE number gives a fullword index.

MIA page hardware does not allow for TRANSMIT ENABLE going active less than or equal to one microsecond before the #CMDI or #CMD. If this one microsecond limitation is violated, proper transmission of the command word cannot be ensured.

#TDS

TRANSMIT DATA SHORT



INSTRUCTION FORMAT

#TDS COUNT, DISPLACEMENT

Count has range 0 to 31. NOTES: (1 less than the number of transfers)

Disp. has range of 0 to 255.

DESCRIPTION

WITHOUT WRITTEN PERMISSION

WICHITA STATE UNIVERSITY SPECIAL COLLECTION

LIBRARIES

IAL COLLECTIONS

THIS MATERIAL MAY NOT BE COPIED OR

PROTECTED

OPYRIGHT CONT

LAW

CODE)

MS

87-08

Box

1

Π U

0


Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

Б

THIS MATERIA

instruction directs the Bus Control Element (BCE) to This transmit a number of 16 bit memory halfwords (determined by the COUNT) through the BCE's MIA to a subsystem attached to the MIA's serial bus. The location of the first halfword is the sum of the BCE Base Register and the Displacement field. This may be any halfword location. Succeeding output quantities come from succeeding halfwords in memory. Fach halfword is assembled by the BCE into the following format and given to the MIA for transmission. MIA adds (The the sync and parity).



= PARITY

P

The Interface Unit address (IUA) is a copy of the current contents of the Interface Unit Address Register (IUAR) which in turn was loaded during the execution of the last #CMD instruction performed by the BCE executing this #TDS. The value in the IUAR is thus the last subsystem to which this BCE has sent or attampted to send a command.

The number of bus words actually sent is 1 more than the number in the Count Field. Thus a Count of Ø causes one memory halfword to be transmitted; a count of 31 corresponds to 32 half words.

Completion of data transmission is followed by incrementation of the BCE's program counter by one, and execution of the following instruction.

If at any time during execution of this instruction, the BCE is not able to keep the time gap between intermediate data words on the bus to less than 20 microseconds, then bit 21 of the status register is set, the BCE's Program Exception bit (STAT1) is set to 0, the BCE-MSC Indicator is set to 1, the present instruction terminated, The cause of such gaps may be due to and the Wait State entered. memory contention that prevented a data read from being completed in time, or a parity error when the DMA channel attempted to read the data from memory for the BCE.

The instruction will also be error terminated (with bit 23 in the Status Register set to 1) if the MIA transmitter is either disabled or found busy when it was time to transmit a data word.

To insure correct status after execution of this instruction,

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box L Q

Η

U 0

MS

#TDLI, #TDL

TRANSMIT DATA LONG

MI COUNT/ADDRESS 11111111 0101 1 111 1 M EFFECTIVE TRANSFER COUNT INSTRUCTION FORMAT 0 Bits 14 thru 31 of instruc-#TDLI Count tion (Count Field) Bits 14 thru 31 of fullword #T DL Address 1 addressed by address field plus 2 x BCE#.

DESCRIPTION

WITHOUT WRITTEN PERMISSION, THIS MATERIAL WAY NOT BE COPIE:

SPECIAL COLLECTIONS TITLE 17 U.S. CODE). COPY PROVIDED BY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

SW

87-08

Box

1

2

Tİ U

0

LIBRARIES

WICHITA STAT

FOR RESEARCH USE ON THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT

TAW

ONLY

Execution of this instruction is the for same as that Transmit Data Short, with the following exceptions:

- 1. The displacement from the base is zero. The base must then point to the beginning of the buffer.
- The count of input words to be transmitted can range from 2. to 262143, and may be specified by either bits 14 thru 31 of the instruction (#TDLI) or by bits 14 thru 31 of the main thru 31 of storage fullword addressed by bits 14 the instruction (#TDL). In the second case the least significant bit of the address (the halfword selection) is ignored. In either case the number of memory halfwords actually transmitted is 1 more than the Effective Transfer Count.

completion of the instruction, the BCE's program After counter is incremented by 2.

PROGRAMMING NOTE

з.


the #TDL instruction the address of the transfer count For includes the number of the BCE executing this instruction. This allows many BCE's to execute the same program while at the same time allowing each BCE to transmit a different number of outputs.

these insure correct status after execution of То instructions, the MTO register must be set to zero before execution.

MESSAGE OUT

#MOUT

INSTRUCTION FORMAT (Bit 4 = 0)



NOTE: Displacement, Transfer Count found at Address +2 x BCE #; Command found at Address + 48 + 2 x BCE #

DESCRIPTION

SW

87-08

Box

1

2

귀

U

0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

This instruction initiates the transmission of a command followed immediately by a stream of data. As such it performs in one instruction the same functions as a Transmit Command (#CMDI or #CMD) followed by a Transmit Data (#TDS, #TDLI or #TDL). The command followed by the data is termed a "message".

Message Out comes in two formats, either of which allows independent specification of the command to be sent, the number of data words to be sent, and the location of the data buffer in main 2 word The first format consists of a instruction. memory. The second word contains all 24 bits of the command to be sent. The first contains an 8 bit Base relative displacement and a 16 bit word Transfer Count. The Displacement may be any positive integer between 255, and is added to the present contents of the Base register 0 and to form the address of the data buffer. Unlike #TDS, #TDLI, and #TDL

this address is assumed to a fullword address -- the least significant bit of the address is ignored. Consequently, the first data word to be sent out will come from the upper half (bits 0 to 15) of the selected fullword.

In this format the Transfer Count may be any positive integer between 0 and 65535, and represents one less than the actual number of data halfwords to be taken from memory and transmitted as data words on the BCE's bus.

WICHITA

PROT

국고 22

in

RESEARCH USE ONL IS MATERIAL MAY BE TED BY COPYRIGHT I TEL BY COPYRIGHT I ITLE 17 U.S. CODE).

LAW

ONLY

(TITLE 1

K III

MS

87-08

ω

0X

1

Q

Т

П U

0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

COPY PROVIDED BY ICHITA STATE UNIVERSITY LIBRARIES BRECIAL COLLECTIONS WITHEN FERMISSION, THIS MATERIAL MAY NOT BE COMEDOR NOTHER FERMISSION, THIS MATERIAL MAY REPOSITORY

The second format allows automatic indexing by BCE number into two tables providing basically the same information found in the first format. Each table has 24 entries, one per BCE. Twice the number of the BCE executing this instruction is used as an index so that the table entries are each fullwords.

The first table starts at ADDRESS +2, and contains the Displacement and Transfer Count. For BCE i the table entry at ADDRESS + 2 x i is formatted as:

2 G X			DTS	SPLA	CEME	NT I	6 V - U	TE	ANS	SFER	COU	NT		
2 - 1 - 1	 - caro - ¹¹	113	1.64				1.10	 est a dist			1	8.12	Yester.	

This allows a range of displacement between 0 and 2047 and a transfer count between 0 and 65535. As before, however, the sum of the Base and Displacement is treated as a fullword address.

The second table starts at ADDRESS + 50, and contains the 24 bit command. For BCE i the table entry at ADDRESS + 48 + 2 x i is formatted as:

						1		0.10		- 1 1																	
1						1	TI	TA		1					24		BT	TT 1	CC	MM		TI					
1													1.4		2-	Salar ()	77	- + ·	cu	111	1 1 1						
1 1	1	1.1	1	1	1	1	1 1	E 1	1	a. I.	1.1	-11	1.	1	11	1	1	1		1	1.1	1	1	1	1	1	1

Operation of #MOUT is diagrammed in Figure 3.3. The Transfer Count and Displacement are derived from the instruction, and are. followed by requests to read the memory words containing the commands the first fullword of data. After the command word has been read and from memory, the 5 bit IUA in the command (bits 8 to 12 of the memory word containing the command) is saved in the BCE's IUAR, and the command given to the MIA for transmission.

After command transmission, the BCE goes into a loop that transfers data words to the MIA for transmission at a rate of 1 per 33 These data words consist of the 5 bit IUA found in the IUAR and USPC .

a half-word of data from memory assembled as in Figure 1.1(a). When appropriate, the BCE also requests that new fullwords be read out of memory into the BCE. These words contain data that is to be transmitted later in the sequence. When the specified number of data words has been given to the MIA, the BCE exits this loop, updates the PC, and begins the next instruction.

As with any of the Transmit Data instructions, if the BCE transmit a word but finds either its transmitter ever attempts to disabled or its MIA busy at a time when it should be idle, the BCE õ owill terminate the #MOUT, set its Program Exception Bit to 0 (an error THE mas occurred), set its Pr THE mindicator, and enter the Wait State. $\exists 0 \exists 2$ has occurred), set its Status Register Bit to 1, set its BCE-MISC

TERI/ Also as in a Transmit Data instruction, a BCE will terminate Ca #MOUT if it cannot maintain a controlled interword gap between coutput words. However, the nature of the set Y COPYRI coutput words. However, the nature of #MOUT allows memory requests, Maxim data requests in particular, to be made much earlier than they GANCould in ocould in a Transmit Command/Transmit Data instruction sequence. This the effects of memory contention from other BCFs to the point where only very exceptional conditions will interfere with a #MOUT transmission. Consequently, a BCE will terminate a MOUT only when it cannot maintain an even 5 usec. gap between output words. This includes maintaining a 5 usec. gap between the command word and first When this gap cannot be maintained, the data word. BCE sets its Program Exception Bit to 0 (an error has occurred), sets bit 21 of the Status Register sets its BCE-MSC indicator, and enters the Wait State.

As with any of the Transmit Data instructions, the BCE will terminate in the same fashion if there is a problem in the DMA interface when one of its data read requests is being handled, such as parity error or DMA hangup. The data from memory will never reach the BCE, and when the BCE reaches the point where that data is to be transmitted, it will detect the absence of the data and terminate.

PROGRAMMING NOTE

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE CORE REPROJUCED IN ANY FASHON, NOR PLACED IN MY FREPOSITORY

CH

Adot

D

BTATI 0 道斯

L COLLECTIONS PROVIDE

PARI

E S

SW

87-08

B Š

1 Q

> Π U 0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

CONED CONED


OP

DO

m

The starting address for the data buffer can be no greater than the maximum memory address minus three full words.

56



3.4 BCE RECEIVE DATA INSTRUCTIONS

Each BCE in an IOP has the capability of accepting, from its data that has been placed on the bus by either a subsystem or THE A SUDSYSTEM OF FORMAT A SUDSYSTEM OF FORMAT A SUDSYSTEM OF THE SUBSYSTEM OF A SUBSYSTEM OF THE SUBSYSTEM THE SUBSYSTEM OF THE SU ICHI MIA,

UT WAITTEN PERMASSION THIS MATERIAL MATINUT AL COLLAR WATERIAL MAY NOT BE COPIED OR

3.4.1 MIA-MIA Buffer-BCE Operation

ES

SW

87

-08

ω

2

1 Q

Π

U 0

Dr. James E. Tomayko Collection on Kourney Content and University Archives Wichita State University Libraries, Special Collections and University Archives

E. Tomayko Collection of NASA Documents

A BCE obtains data from its system bus through its MIA and MIA Buffer. The MIA (Multiplex Interface Adapter) performs the serial parallel conversions needed for the conversions between the serial to bus format and the internal IOP parallel format. The MIA Buffer serves as an intermediate storage register between the MIA and the BCE. It is loaded by the MIA after the MIA has processed an input and unloaded by the BCE when the BCE is ready to accept data.

Figure 3.5 diagrams the time relationship between the bus/MIA, the MIA Buffer, and the BCE. Data words on the bus occupy 28 usec. During this time, the MIA (independent of the BCE) recognizes the sync pattern, accepts the bits one at a time, and accumulates parity on the incoming word. The 28th bit of the input is compared with this accumulated parity for fault detection.

Upon reception of an entire word, the MIA transfers the following data to its entry in the MIA Buffer:

- The 24 bits of information from the word, 1.
- 2. An indication of the kind of sync the word had (command or data) and,

. 3. Whether or not parity matched.

This is the last contact the MIA has with the data.

It should be noted that the MIA requires from between 1 to 5 usec to transfer a word to the MIA buffer after the receipt of the last bit.

It should also be noted that words with too few or too many hits, OT invalid electrical encoding on the bus are not passed from the MIA to the MIA buffer.

The BCE operates asynchronously to the MIA, and samples the MIA Buffer to ascertain when a new data input has arrived. It samples MIA Buffer only during either execution of a Receive Data or Wait the for Index instruction. This latter operation is described in Section 4.

In either case the sampling process occurs at most once every 16.5 usec. When an entry is found in the MIA buffer, the BCE removes it and performs whatever series of error checks are deemed necessary.

Note that once an entry is placed in the MIA buffer it stays there until either the BCE removes it or the MIA overwrites it with a new value.


MS Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 Q Π U 0

PROTECTED BY COPYRIGHT LAW

PROVIDED BY

SPECIAL COLLECTIONS STATE UNIVERSITY LID (TITLE 17 U.S. CODE) FOR RESEARCH USE ONLY

THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY NOT BE COPIED C PETRODUCED IN MY FASHON NOR PLACED IN MY REPOSITORY FOR RESEARCH USE ONLY





MIA-MIA-Buffer-BCE Operation Figure 3.5.

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives 87-08 Box 42 Π 50


SW

6246556A





FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE). COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS SPECIAL COLLECTIONS MITHOUT WRITTEN PERMISSION THIS MATERIAL MAY NOT SECONED.






Figure 3.9. Main Receive Loop

뀨

50

64

6246556A

3.4.2 Receive Data Setup

21

PRO-

THIS MATERIAL MAY BE OTECTED BY COPYRIGHT L (TITLE 17 U.S. CODE).

LAW

ONLY

FOR

WITHOUT WRITTEN PERMISSION. THIS WATERIAL WAY NOT BE COPIED C

COLLECTIONS

TEPRODUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITIONY

WICHITA

A STATE U

OPY

UNIVERSITY LI

LIBRAR

IES

SW

87-08

Box

1 P

> T U

0

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

All Receive Data instructions specify:

The starting address of a buffer in memory in which 1. the incoming data should be placed

2. The number of input words to be received.

Additionally, the Message In instruction specifies the that should be sent to the subsystem before data should be command expected in return.

The subsystem from which this BCE expects to receive data is specified in the IUAR.

This register could have been set in a variety of ways: including:

- A CPU PCO while the BCE was in Wait State 1)
- .2) For a command mode BCE, the execution of an instruction that included transmission of a command word (#CMDI, #CMD, #MIN or #MOUT) .
- For a Listen Mode BCE, reception of a Listen command 31 while the BCE was executing a Wait for Index instruction.

A11 buffer addresses for data reception are Base register The instructions contain only a displacement relative. (sometimes assumed to be zero) that is added to the Base to compute the buffer This implementation is particularly useful when I/O starting address. buffer areas are formatted in exactly the same way (for example for identical buffers to contain data from a set of identical gyros). The same BCE program can be used to input the data to any one of these buffers by appropriate initialization of the BCE's Base register before the BCE is started at that program. Both the BCE itself (via an #LBR), the MSC (via an LBB) and the CPU (via an PCO) can set any BCE's Base.

Base relative addressing also allows simultaneous use of the same BCE program by several BCE's. Initializing each BCE's Base differently allows each BCE to receive different data into register different buffers while using the same BCE program.

3.4.3 Acceptance of First Input

SPECIAL COLLECTIONS WITHOUT WRITTEN PERIWISSION, THIS MATERIAL MAY NOT BE COPIED REPROCUCED IN ANY FASHEON, INCREMANED IN ANY REPOSITORY WICHITA Once past setup, a BCE executing a Receive Data instruction PROT will begin watching its MIA Buffer for bus inputs from the MIA. A BCE THIS STATES AND ALL AN Sin Command mode will immediately start monitoring the MIA Buffer for The sin Command mode will immediately start monitoring the MI The minputs with data sync. A BCE in Listen Mode, however,

every 16.5 usec until either the timer reaches 0, or the BCE finds something in the MIA buffer. If the timer reaches zero first, the BCE terminates the reception and enters the Wait state as described in paragraph 3.4.7 (with bit 25 in the Status Register set to 1).

Thus, if the MTO register has a value of N in it, the BCE will lcck at most N + 1 times into the MIA Buffer before declaring a timeout.

Table 3.2 lists each Receive Data instruction and the time the start of the instruction until the point where the BCE first from looks at the MIA Buffer and initializes the timer to MTO.

SW Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 Q Π J 0

TABLE 3.2

TO FIRST LOOK AT DATA TIME

Minimum Time from Start of Instruction to First Look at MIA Buffer Instruction Mode 33 usec #RDS, #RDLI Command 49.5 usec #RDL Command 3 82.5 usec #MIN Command 1,3 #MIN @ 99 usec 1,3 Command 49.5 usec 2 #RDS, #RDLI Listen 2,3 Listen 66 usec #RDL 2 #MIN Listen 66 usec #MIN @ Listen 66 usec 2,3

This is 65.5 usec after the BCE has handed the command 1. the MIA for transmission. to

This is 16.5 usec after the BCE has found a command 2. in the MIA Buffer.

These times may be increased if necessary read requests 3. are not handled within about 16 usec after they are made.

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents MS 87-08 Box 1 Q Π 5 0

WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE DOPE REPROVICED IN ANY BISSION, KORPLACED IN ANY REPOS

WICHITA STATE UNIVERSITY LIBRARIES

COPY PROVIDED TED BY C

17 U.S. OPY

RIGHT

LAW

SPECIAL COLLECTIONS

PROTE

ESEARCH U MATERIAI

3.4.8 Reception of Intermediate Words

After successful reception of the first word of a sequence, THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LA (TITLE 17 U.S. CODE). COPY PROVIDED BY ICHITA STATE UNIVERSITY LIBR SPECIAL COLLECTIONS will continue to look into its MIA Buffer for additional data a BCE inputs until it has accepted the number indicated in the original Receive Data instruction. As with the first input, the BCE will not wait indefinitely. Unlike the first word, however, the time out Mart indefinitely. Onlike the first word, however, the time out of detection procedure is normally fixed and is not adjustable by the Mart programmer. A separate report describes this procedure in detail. If the BCE does not find data in the specified time, the BCE error and terminates with Status Register bit 26 set to 1.

USE The only exception to the above error termination is if a timeout occurs and the number of inputs left to be received is an integer multiple of 512. If it is, the BCE will set a timer to MTO (as in the acceptance of the first input) and continue waiting. This procedure allows a BCE to recognize the inter-block gaps that occur between every 512 words of an input stream from the Mass Memory or A timeout after this point has has been reached will Display Units. cause the BCE to error terminate with Status Register bit 27 set to 1.

Upon recognition of a data input before time runs out, a BCE will the same error checks applied to the first input. perform Any discrepancy regardless of the BCE's mode, will cause the BCE to error terminate.

Data that meets all the above conditions is saved by the BCE for transmission to memory, as described in paragraph 3.4.5.

70

SW Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 2

귀

U 0

WITHOUT WRITTEN PERIMSSION,

THIS MATERIAL MAY NOT BE COPIED O

LIBRARIES

WICHITA

OR RESEARCH USE ONLY

TECTED

THIS MATERIAL MAY BE ECTED BY COPYRIGHT LAW ECTED BY COPYRIGH (FITLE 17 U.S. CODE) COPY PROVIDED

MITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED OF

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

WICHITA

STATE

UNIVERSITY LIBRARIES COLLECTIONS

SM

87-08

Box

2

T U

0

D

SPECIAL

Error Termination - Faulty Input 3.4.6

A BCE that has detected a faulty data input will immediately the reception and will enter the Wait state. Before it terminate enters the Wait State, it also performs the following tasks:

Into the high half of the BCE Status Register (bits 0 to 15) the BCE or's in the following pattern.

	1		1	ī	1		1	RE	CE	EVI	ED	ī	1	ī
R) Ki	i. da		M	P	1 5	SEV	1	I	AU			1	1 :	51
Į.	10101	0		1	1_1	1	_1	1	1	1	1_	10	101	1
	0	2	3	4	5		7	8			1	2		15

WHERE:

1 if there was a mismatch between the received M = interface unit address and the IUAR.

P = 1 if there was a detected parity error

SEV = the SEV bits from the input with the S and V bits inverted. Thus, a valid SEV pattern -101- forms 000 in the above pattern.

IUA = the actual Interface Unit address from the input.

S = 1 if the input had a command sync.

The BCE's Program Exception bit is set to 0 (error) 2.

The BCE's BCE-MSC Indicator bit is set to 1. 3.

4. BCE Local Store register A1 is left with a value equal to the number of inputs not yet received (i.e., the number of inputs not written to memory).

5. BCE Local Store register A0 is left pointing to the last halfword to receive good data. If the error is on the first input, AO points to the beginning of the buffer.

The BCE's Busy/Wait bit is reset to Wait. 6.

Error Termination - Time Out 3.4.7

A BCE that has waited the prescribed period of time for a input will also error terminate to the Wait State in exactly the data same fashion that is used on faulty inputs except that the appropriate BCE Status Register bit (either 25, 26, or 27) is set to 1.

3.4.4 Error Checks

Upon receipt of an input from the MIA Buffer, the BCE performs a series of error checks, including:

Does the input word's IUA (bits 3-7 of Figure 1.1) match 1. that contained in the BCE'S IUAR (bits 13-17 of the BCE's Local Store cell C5.

Did the MIA detect a parity error. 2.

Are any of the input word's SEV bits other than 101. З.

4. Was the sync data and not command?

If all these error checks are satisfied, then the data is accepted. If any one condition is not satisfied, the input is not accepted as a valid data word.

If the input is not the first input, the BCE error If it is the first data input, the resultant processing terminates. is a function of the BCE's mode. A BCE in Listen Mode will treat any discrepancy as an error and the BCE will terminate in the manner described in Paragraph 3.4.6. On the other hand, a BCE in command mode will check to see if the first input had command sync, and if so, it will ignore the input, reset the timer to MTO, and await the first input. This procedure allows a BCE that has just transmitted a command to skip over the copy of that command that has been echoed back by the MIA into the MIA Buffer. Note, however, that a second input with command sync will be treated as an error.

If the problem with the input is other than command sync, the BCE will error terminate regardless of its mode.

3.4.5 Handling of Good Inputs

When a BCE has found an input in the MIA buffer that satifies all of the above conditions, it extracts the 16 bits of data for storage in memory. If the data is destined for an even halfword location, and if further data is expected, this halfword is saved until the next input arrives. When it does, the two halfwords are combined and written as a fullword to memory.

If the data is the first to be received, and it is destined an odd halfword location, or it is the last input to be received, for and is destined for an even halfword, the BCE will do a halfword write to store array the single 16 bits of data.

A BCE is ready to accept a new input 33 usec after recognizing This time includes the the previous one. above processing.

Wichita State University Libraries, Special Collections and University Archives Dr \leq S James E. 8 1 -08 Tomayko Collection of NASA Documents ω Š 1 P U

뮤

0

WITHOUT WRITTEN PERMISSION, THIS WATERIAL MAY NOT BE COPIED C

ICHITA

S

SPECIAL COPY

Ū

AR

m

THIS MATERIAL I THIS MATERIAL I OTECTED BY COP

SEARCH USE CNL MATERIAL MAY BE D BY COPYRIGHT L 17 U.S. CODE). 17 PROVIDED BY 2 UNIVERSITY LIB 2 UNIVERSITY LIB 2 UNIVERSITY LIB

LAW

#RDS_

2

RECEIVE DATA SHORT

0

MITHOUT WRITTEN HERMARION, THIS MATERIAL MAY NOT BE COPIED MAY PRODUCED IN ANY FASHON, NOR PAGED IN ANY PROSTORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

1

P

T

U

0

WICHITA STATE UNIVERSITY L

LIBRARIES

LAW

COUNT DISPLACEMENT 10 1 1 15 7 8 3 2

INSTRUCTION FORMAT

#RDS COUNT, DISP.

FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT L (TITLE 17 U.S. CODE). COPY PROVIDED BY (1 less than number of transfers) Count has range of 0 to 31. NOTES: ONLY

Displacement has range of 0 to 255.

DESCRIPTION

This instruction directs the Bus Control Element (BCE) to accept a number of input words from its associated MIA, do a variety of checks on these words, and assemble them into 32 bit memory fullwords and place them in memory.

following As received by the MIA each input word has the format:

1	DI	TAL		II	JA			1																1			1	1
I.	51	INCI						1			1	D	AT	A	(1)	5	BI	rs)						1	_	-		
1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1.	1	1	1	1	1	1	1	1
-	0	2	3	0.00		1110		7 1	В				80 B		16	1	1		199 1	2			2	321	4	2	262	27

PARITY P

Interface Unit Address IUA =

and 24-27 are used only in the validity checks; bits 8-23 0-7 Bits represent the 16 bits of data that are to be saved in main memory.

paragraph Execution of this instruction is as described in 3.4.2 and in general proceeds as follows:

- The input transfer count is extracted from the instruction. This count represents 1 less than the number of input words 1. to be accepted, and these represent the number of 16 bit main Thus a transfer count of ø memory halfwords accepted. corresponds to acceptance of 1 input. A transfer count of 31 corresponds to acceptance of 32 inputs.
- The main memory address for the first input word is computed 2. from the sum of the present contents of the current BCE's base register and the displacement field, bits 8 thru 15.

This displacement may have any value in the range 0 to 255. Note that this first address is the main memory halfword for the first piece of data, and may be either even address or odd.

- 3. The BCE monitors its MIA Buffer for data inputs. The is as described in Paragraph 3.4.2. procedure used If any errors are detected, the BCE terminates the instruction and enters the Wait State. The BCE's Program Exception Bit, BCE-MSC Indicator bit, and Status Register are also set to indicate the source of the problem.
- 4. Upon successful reception of all specified data words, and their transfer to memory, the BCE increments its Program Counter by 1 and begins the next instruction.

WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS FOR RESEARCH USE ONLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).


Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 2 귀 U 0

MS

3

*	6246556A										
	RECEIVE DATA LONG #RDLI, #RDL										
THRANK											
RESE NA DOTED ITTLE TATE ANYFAS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										
HON NOR	M EFFECTIVE TRANSFER COUNT INSTRUCTION FORMAT										
USE OPYRIG DED E ROIT E ROIT E ROIT E	0 Bits 14 thru 31 of instruc- #RDLI Count tion (Count Field)										
AMMNOTEL	1 Bits 14 thru 31 of fullword #RDL Address addressed by address field										
Y LAW BRARIES	plus 2 x BCE #										
	DESCRIPTION										
	Execution of this instruction is the same as that for Receive Data Short, with the following exceptions:										
	 The displacement from the base is zero. The base must point to the beginning of the buffer. 										
	2. The effective count of input words to be received can range										
	from 0 to 262143, and may be specified by either bits 14 thru 31 of the instructions (#RDLI) or by bits 14 thru 31 of the										
	main storage fullword addressed by bits 14 thru 31 of the instruction (#RDL). In the second case, the least										
	significant bit of the address (the halfword selection) is ignored. In either case the effective transfer count is one										
	less than the number of words to be received.										
MS 87 Dr. James E Wichita State	 After completion of the instruction, the BCE's program counter is incremented by 2. 										
- 87- _{les} E. State	4. The setup time for #RDL is at least 49.5 usec, and may be										
-08 • Univers	longer if contention for memory causes the access of the word containing the transfer count to take longer than 16.5 usec.										
MS 87-08 Box 42 FF 50 Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives	For the #RDL instruction the address of the transfer count includes the number of the BCE executing the instruction. This allows many BCE's to execute the same program while at the same time allowing										
IX on of N.	each BCE to receive a different number of inputs. Note that twice the BCE number is a fullword index.										
/ J NASA											
Collec											
Iment	에는 가장에 가장 가장에 있는 것을 위한 것을 위한 것을 가장하는 것을 위한 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장하는 것을 가장 이 것은 것은 것은 것은 것은 것은 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것을 위한 것 같은 것은										
	에 가려 가려 있는 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같										
b.	73										
O I I I I I I I I I I I I I I I I I I I											
rchive											
ο											
1											

C.



Base relative displacement and a 16 bit Transfer Count. The bit Displacement may be any positive integer between 0 and 255, and is added to the present contents of the Base Register to form the address data buffer. The Transfer Count may be any positive integer of the between 0 and 65535, and represents one less than the actual number of data half-words to be received.

0

WTHOUT WANTEN PERMISSION

REPRODUCED IN ANY FASHON, NOR PLACED."

WICHITA

A STATE SPECIAL

COLLECTIONS , THIS MATERIAL MAY NOT BE

WHERE AND TORY

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

COPIED OF

COPY

LIBRARIES

MS

87-08

Box

Ì

Q

T Π U

0

PROTECTED BY COPY (TITLE 17 U.S. C

LAW

E UNIVERSITY LIBR The second #MIN format allows automatic indexing by BCE number into two tables providing basically the same information found in the first format. Each table has 24 entries, one per BCE. Twice the number of the BCE executing this instruction is used as an index so that the table entries are each fullwords.

> The first table starts at ADDRESS 2, + and contains the Displacement and Transfer Count. For BCE i the table entry at ADDRESS + 2 x i is formatted as:

1		DISPLACEMENT	1 TRA	NSFER COUNT	
111	1111	1 1 1 1 1 1 1 1	11111	111111	141111

This allows a range of displacement between 0 and 2047 and a Transfer Count between 0 and 65535.

The second table starts at ADDRESS + 50, and contains the 24 For BCE i the table entry at ADDRESS + 48 + 2 x i is bit command. formatted as:

1								1						2	4	BIT	С	OM	MAN)									
i	1	Ì.	Ť	1	1	1	1	-1	1	-1	1	1	1	1	1	1 1	1	1	1	1 1	1	1	-1	1	1	1	1	° I.	1

Execution of a #MIN depends on the current mode of the BCE --In Command mode a BCE is assumed master of the bus Command or Listen. Consequently, to receive data from some connected to its MIA. subsystem on that bus, the BCE must first issue a command telling the subsystem what type of data to return. The 24 bit command field in After issuing the command the BCE the #MIN contains the command. prepares to accept returning data.

In Listen mode, a BCE is not master of its bus, and must rely on some other BCE in another IOP to issue the command to the A BCE in Listen mode that executes a #MIN thus does not subsystem. transmit the command part of the #MIN, but instead goes directly into input monitor loop. However, like a Receive Data instruction, a MIA #MIN executed in Listen mode will not expect to see data. Instead а will wait until it sees that some other BCE/IOP has issued a it command and only then prepare to accept input data. This difference allows multiple BCE/IOPs connected to the same bus to use the same

routine to receive the same data from a single subsystem, but with only one BCE actually transmitting the commands to the subsystem.

WICHITA STATE UNIVERSITY LIBRARIES additional difference between the execution of a #MIN in An Command or Listen mode is the setting of the BCE's IUAR. In Command mode the BCE's IUAR will be set from bits 8 to 12 of the instruction word containing the command. In Listen mode, the IUAR is unchanged. It is assumed that the Listen command sent by the command BCE (see #WIX instruction) contained the subsystem address that is to be in the following communications. Paragraph 4.1 -- Listening involved Mode -- should be seen for more detail.

In either mode, once the command has been handled the BCE enters the reception algorithm used for all the Receive Data same instructions (see #RDS).

SW Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 R U 0

WITHOUT WAITTEN PERVISION, THIS MATERIAL MAY NOT BE COPIED

SPECIAL INSTRUCTIONS 3.5

The BCE instruction set contains several instructions not falling under any of the previously defined categories. These include an instruction to delay the BCE for specifiable periods of time, and an instruction to cause the BCE to enter the Wait State.


Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives MS

87-08 Box 1 Q Π

00

COPY PROVIDED BY WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS WITHOUT WRITTEN RERMASSION THIS MATERIAL MAY NOT BE COPIED OF PETFOLICIED NAMERIASSION NORPLACEDINAMPREPOSITION

THIS MATERIAL MAY BE PROTECTED BY COPYBIGHT LAW (TITLE 17 U.S. CODE). FOR RESEARCH USE ONLY



Notes:

1. Any value between 0 and 2047. This corresponds to delays from 0 to 33.78 millisec.

Timeout

6246556A

#DLYI, #DIY

2. The Lower 18-bits of the fullword addressed by PC (updated) + Pisplacement. This allows any count between 0 and 262143, or 0 to 4.325 sec.

DESCRIPTION

This instruction simply delays the execution of the next instruction. The time period delayed is a function of the Effective Count, with a resolution of 16.5 microseconds per count.

At the end of this delay the program counter is incremented by one, and the next instruction is executed.

PROGRAMMING NOTE

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box

1

Q

Η


U 0

Each count of 1 represents a delay of 16.5 microseconds, the execution time of a BCE micro instruction. Each count of 2 represents delay of 33 microseconds, the minimum time for a word transmission a over a serial bus.

For the #DLY instruction, the address of the word containing delay includes the number of the BCE executing the instruction. the This allows many BCE's to execute the same program while still retaining the capability to delay for different periods. Note that twice the BCE number is a fullword index.

#WAT

WAIT



INSTRUCTION FORMAT

#WAT

WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS WITHOUT WRITTEN PERMISSION, THIS MATERIAL MAY NOT BE COPIED C

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

20

Π

00

FOR RESEARCH USE CNLY THIS MATERIAL MAY BE PROTECTED BY COPYRIGHT LAW (TITLE 17 U.S. CODE).

COPY PROVIDED BY

DESCRIPTION

This instruction causes the Bus Control Element (BCE) that is executing it to leave the busy state and enter the wait state. The BCE's Busy/Wait bit (in STAT4) is set to 0 (WAIT). The BCE's Program Counter is incremented by 1, but no further instructions are executed. The BCE is reset to the busy state by the Master Sequence Controller (MSC) only. Once in the Wait State, a BCE performs no actions other than the monitoring of its Busy/Wait bit for a command to re-enter the Busy State.

Paragraph 2.2 describes transitions to and from the Wait State in detail.


PROGRAMMING NOTE

While in the Wait State the BCE alters none of its programmer-visible registers. Thus the CPU is free to change, via PCI/0, any BCE register.

INSTRUCTION - SELF TEST

6246556A

#STP



initiates special micro execution of a program to perform self tests on the hardware supporting the Bus LAW Control Element that is executing this instruction. These tests include checks of:

FI

15

- o BCE Local Store
- o BCE Data Flow Operations
- Ability of BCE to read and write from memory
- o MIA wrap capability
- o MIA Buffer

A flag of 0 causes all but the last two tests to be performed. A flag of 1 causes all tests to be run.

If an error is detected, the BCE's Program Exception bit is set to 0, bit 22 of the BCE Status Register is set to 1 (Self Test failure). The PC is incremented by 1, and the next instruction is executed.

Successful completion of this instruction causes the BCE to increment its PC by 1 and continue with the next instruction.

MS Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents 87-08 Box 1 P 귀 5 0

LISTEN MODE

4.0

WITHOUT WRITTEN PERMISSION. THIS MATERIAL MAY NOT BE COPIED REPROJUCED IN ANY FASHON, NOR PLACED IN ANY REPOSITORY.

WICHITA

SPECIAL

COPY

LIBRARIES

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

SW

87-08

Box

1

Q

TÌ U 0

FOR RESEARCH U THIS MATERIAL I PROTECTED BY COPY (TITLE 17 U.S. C

LAW

In the Space Shuttle configuration there can be up to five CPU/IOP pairs connected to the same set of busses. When separate running in redundant mode, all CPU/IOPs want to receive exactly the copies of all input data from relevant sensors so that the same resulting outputs should all match. This presents problems. First, since a sensor in normal operation is tied to only one bus, only one RCH USE ONLY ERIAL MAY BE BY COPYRIGHT I 17 U.S. CODE). / PROVIDED BY / PROVIDED BY / UNIVERSITY I IOP at a time can send it the requisite commands to return data. Any attempt by two or more IOPs to send commands over the same bus at the same time results in interference and garbling of the bus signals. Thus, if each IOP is to send a command to the same sensor telling it to return data, there must be some definite time sequence that prevents conflicts. Such sequencing is not only difficult to achieve, but also makes it impossible to guarantee that exactly the same data reaches each CPU/IOP.

> The BCE Listening Mode solves this problem by allowing only IOP to place subsystem commands on a bus, but at the same BCE/ one time allow it to inform all other BCE/IOPs connected to the bus that certain subsystem is to be commanded and that they should set up to a This technique not only eliminates handle the returning data. the sequencing problem mentioned above, but also allows all GPC/IOPs to receive exactly the same data at exactly the same time.

> The following paragraphs describe Listen Mode, first by example and then in detail.

4.1 SAMPLE OPERATION IN LISTEN MODE

Figure 4.1 diagrams a configuration of redundant IOPs that use a Listen Mode to accept data from a single subsystem, tem M. Also included is a reference BCE program segment. The will Subsystem M. The l is assumed to be configured in Command Mode. BCE in GPC The equivalent BCEs in GPCs 2, 3, and 4 are in Listen Mode. All BCEs are assumed in Wait State initially.

Before a BCE in Listen Mode can accept a command from another BCE in a separate GPC, it must be executing a #WIX instruction -- Wait for Index. This instruction causes a BCE in Listen Mode to monitor its bus for a command from another GPC. The only way a BCE can be executing a #WIX is if its MSC has loaded the PC (via a @LBP or CPU PCO) and started it (via a @SIO) at a memory location containing a Once a BCE has been started in this fashion, it will return to #WIX. the Wait State only when it has either executed a standard #WAT instruction or it has encountered an error. Any attempt by the MSC to change the operation of the BCE after it has been started will be aborted, with error flags set in the MSC's status register.


Since the operational mode of a BCE an operational in sequence will very rarely be changed, the MSC in a GPC will initialize its Listen Mode BCEs once after a reconfiguration, and will leave them alone unless they execute a #WAT or error terminate. For this example

assume that the BCEs in GPCs 2, 3 and 4 have been initialized to we execute a "WIX TABLE" instruction in the near past, and are now watching their bus for a Listen Command.

At some point in time the MSC in GPC 1 will determine that it time to receive data from Subsystem M and that its BCE is in is Command Mode. The MSCs in the other GPCs will also come to the conclusion at about the same time that it is time for Subsystem M to give data, but since their BCEs are in Listen Mode, they do nothing To get the needed data, the MSC in GPC 1 active to get it. HITA STATE UNIVERSITY CIER AND ALL SCHORE A "COMMON TOP Address", and in binary is 0 1 0 0 0. initializes its BCE to execute the program at location "START".

Wichita State University Libraries, Special Collections and University Archives Dr. James E. Tomayko Collection of NASA Documents MS 87-08 Box 1 Q 5

Ŧ



REFERENCE PROGRAM SEQUENCE

.

#CMDI	IUA = Common IOP Address, Device # = M, Index = 2.
#DLYI	
#DLYI	
#MIN	IUA = M,
#WIX	Table
	. 2019년 - 1918년 1918년 - 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 191 1919년 - 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1 1919년 - 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1919년 1
DC	A (PGMO)
DC	A (PGM1)
DC	A (PGM2)
NET STREET	
	#DLYI #DLYI #MIN #WIX DC

Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives Π 00

MS

87-08

Box

1 2

MITHOUT WAITTEN PERMISSION, THIS VATERIAL WAY NOT BE COP REPRODUCED IN ANY FAS: "ED IN MY REPOSITO"

WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS

COPY PROVIDED BY

PR

R RESEARCH USE ONLY THIS MATERIAL MAY BE E<u>cted by copyright</u> law. (Title 17 U.S. code).

> Figure 4.1. Listen Mode Configuration

When a BCE in Listen Mode detects a word on the bus that has the Common IOP Address, they accept it and use the command sync and information to set themselves to a new program. The information in word consists of the number of the subsystem that will originate this the information, and an index into a table of branch address. The beginning of the table is specified by the #WIX instruction. We assume that all GPCs have the same programs located in memory so that all listening BCEs will reference the same table and pull out the same branch address.

THIS MAT TECTED E (TITLE 1 COPY F In this case the subsystem number in the Listen Command is M, and the index points to entry 2 in the table. When the BCEs in 2, 3 and 4 receive the Listen Command, they save the value M in When the BCEs in GPCs NON NUMBER AND BY LIBRARIE EXECUTES Some d PROVIDI their Interface Unit Address Register, and branch through the table to Docation PGM2. This is a #MIN instruction, and since the BCEs are in Listen Mode, instructs the BCEs to monitor the bus for the command that the BCE in GPC 1 will eventually send to Subsystem M. When these BCEs receive this command, they will begin monitoring the bus for the

WITHOUT WRITTEN PERMSSION, T

の時

Wichita State University Libraries, Special Collections and University Archives

Tomayko Collection of NASA Documents

E CO

Dr SM

James E.

87-08

2X

1

P

뀨

O 0

PRC.

After the BCE in GPC 1 has sent the Listen Command, it executes some delay instructions to allow the Listening BCEs time to receive the command, interpret it, and get set up in #MIN. Two delay instructions are listed in the sample program segment since both #CMDI and #MIN must start on an even half word boundary. The amount of time delayed must be based on an analysis of how long it takes the Listening BCEs to get set up.

After the delays, the BCE in GPC 1 executes the #MIN instruction. Even though it is the same instruction executed by the Listening BCEs, the fact that the BCE is in Command Mode causes a different execution. The BCE will place on the bus the command to M, telling it to return the appropriate data. Subsystem The BCE will then prepare itself to handle this data.

When Subsystem M places its data on the bus, all four BCES are prepared to accept it, and consequently receive exactly the same data at exactly the same time.

After successful reception of the data from Subsystem M, all BCES execute the #WIX instruction. For the command BCE this is equivalent to a #WAT, and the BCE re-enters the Wait State where it await another command from its own MSC. For the Listening BCEs, will the #WIX instruction simply places them back into a loop where they are monitoring the bus for another Listen Command.

The above sequence obviously can be elaborated to include multiple #MINs from the same subsystem, instructions to change the Base or Time Out Register, or do other functions, such as set the BCE-MSC indicator bits to indicate completion of a BCE Listen Program. The extensions, however, are application dependent, and do not change the basic operation described above.

important aspects of this example is that the One of the software stored in each computer is identical. The commanding and BCEs use exactly the same instructions to receive the same listening Only the mode of the BCEs was data from the same subsystem. different.

INITIALIZATION INTO LISTEN MODE 4.2

WITHOUT WAITTEN PERMISSION

THIS MATERIAL MAY NOT BE COPIED OF CREACED IN MAY REPOSITORY

Dr. James E. Tomayko Collection of NASA Documents

Wichita State University Libraries, Special Collections and University Archives

SW

87

-08

Box

2

Q

T U

0

WICHITA

THIS

RESEARCH L S MATERIAL TED BY COP TLE 17 U.S.

4.3

C/3

SPECIAL COPY TIT

NTE UNIVERSITY LIBI

IBRARIES

Listen Mode is a mode of BCE operation, not a state. It affects how a BCE interprets instructions, but does not of itself represent a completely different state of BCE execution.

A BCE is in Listen Mode when its MIA transmitter is disabled its receiver enabled. It may be changed at any time without harm and while a BCE is in Halt state. Once a BCE is in Busy State, changing the mode of that BCE may cause indeterminant BCE actions. It is recommended practice that a BCE be halted before a mode change, and then enabled after the mode change is complete. This will prevent any possible indeterminant BCE activity.

> The signals that may change the MIA's status are as follows:

- CPU PCO's allow selective set/reset of 1. each MIA's transmitter and receiver.
- XMIT Disable Discrete disables all MIA transmitters. 2.
- 3. Input discrete 13 disables MIA transmitters 10-13.
- Input discrete 14 disables MIA transmitters 14-17 and 20-23.

DIFFERENCES IN INSTRUCTION EXECUTION

A BCE enters the Busy State only from Wait and only when the has executed a @SIO. This transition is independent of the BCE's MSC distinction between Listen and Command mode becomes mode. The significant only after the BCE has entered the Busy State. AS demonstrated in the previous example, this distinction reflects itself in how various instructions are executed. Table 4.1 summarizes those BCE instructions that are influenced by mode. Each difference is discussed separately in the following paragraphs.

The Wait for Index instruction (#WIX) was designed for Listen In Command Mode #WIX is equivalent to a Wait instruction -a Mode. In Listen Mode a #WIX places the BCE in a loop where it is #WAT. monitoring its MIA for a Listen Command (Interface Unit Address = 0 1 When it receives such a command it branches through a table 0 0) . The BCE stays in the Busy State during the entire of addresses. will leave the Busy State only if it is halted, it sequence, and receives a Listen Command that directs it eventually to a #WAT instruction, or it receives a Listen Command, starts executing a program, but is stopped by an error from further execution.

It should be stressed that a BCE will monitor its bus for а Listen Command only when (1) the BCE is in Listen Mode and (2) it is executing a #WIX.

PROT In Listen Mode a BCE's transmitter TE is not enabled. COPY Consequently, it is not able to transmit either commands or data. This affects the execution of #CMDI, #CMD, #MIN, #MOUT, #TDS, #TDLI. mand #TDL.

AL COPYRIGHT 17 U.S. CODE). 17 U.S. CODE). 17 PROVIDED BY 2 UNIVERSITY LI 2 UNIVERSITY LI 2 AL COLLECTIONS THIS MATERIAL WAY NOT BE COPIED OF Any attempt by a BCE to execute a #MOUT, #TDS, #TDLI, or #TDL Listen Mode will be met by error terminating the BCE, i.e. while in setting Status Bit 23, resetting the Program Exception Bit to 0, and TY LIBRARI entering the Wait State. A BCE in Listen Mode should never be told to "transmit data.

WICHIT

P

ES

SW

87

80

Β

2

1

P

Т T U

0

Pr

James

Ш

Wichita State University Libraries, Special Collections and University Archives

Tomayko Collection of NASA Documents

073 SPECIAL

TWRITTEN PERMISSION

The instructions #CMDI, #CMD, and #MIN are not error terminated when executed by a BCE in Listen Mode. Instead, #CMDI and #CMD are treated as no-operations-no error indicators are set, and the BCE continues with the next instruction. Likewise in #MIN the transmission of the command is suppressed -- the BCE branches into its receive mode. The reason for this difference is to allow the same segments to be used by BCEs in both Command and Listen Modes program to receive the same data, as demonstrated in the example of Figure 4.1.

Execution of #RDS, #RDLI, #RDL, and the receive part of #MIN also differ between Command and Listen Mode, primarily in accepting the first data input. In Command Mode, when these instructions enter the receive algorithm, they immediately start waiting for the first data word, and timing out its arrival by decrementing a timer that had been set to the value in the MTO Register. If the first input the BCE finds in the MIA Buffer is a command, the BCE will discard the command, reset the timer, and start looking for data again. This finds allows the BCE to ignore the command that was sent to the subsystem but was also echoed back by the MIA to the BCE's MIA Buffer.

A BCE in Listen Mode goes through a different sequence. Rather than immediately waiting for data, the BCE waits (indefinitely) for a bus word having command sync, good parity, etc., and an IUA that matches the BCE's IUAR. This command should be the command being sent by the other BCE/IOP in Command Mode to the subsystem, telling it to The BCE uses the arrival of this command as a signal to return data. set its timers and start watching for arrival of the first input of data. This allows the Listening BCE to accurately time out the first data word, and detect if that word is excessively delayed in its arrival.

After arrival of the first word all BCEs use the same reception algorithm.

TABLE 4.1

DIFFERENCES IN INSTRUCTION EXECUTIONS DUE TO BCE MODE

WICHITA STATE UNIVERSITY LIBRARIES SPECIAL COLLECTIONS STHOUT WRITTEN REPROSION. THIS WATERIAL MAY NOT BE COPIED C

Wichita State University Libraries, Special Collections and University Archives

Dr. James E. Tomayko Collection of NASA Documents

MS

87-08

Box

42

귀

00

PROTECTED BY COPYRIGHT L (TITLE 17 U.S. CODE).

LAVY

COPY PROVIDED BY

EXECUTION IN EXECUTION IN COMMAND MODE LISTEN_MODE BCE INSTRUCTION Wait for Listen Command Enter Wait State #WIX (Stay Busy) #CMD, #CMDI Transmit Command No-operation Wait for Command, Receive Data Transmit Command, #MIN Receive Data Receive Data Wait for Command, #RDS, #RDLI, #RDL Receive Data Transmit Command, Set Error Bits, Enter #MOUT Wait State Transmit Data Transmit Data Set Error Bits, Enter #TDS, #TDLI, #TDL Wait State

APPENDIX A

IOP BCE INSTRUCTION REPERTOIRE

HLIM

MTH:					
PROT WICHITA			ta da ta da garante a		
1 2 0					
TEO TEO TEO TEO	O H				
THIS MA PROTECTED (TITLE - COPY COPY CONTA STATE SPECIAL SPECIAL SPECIAL	NAME		MNEMONIC	FORMAT	PAGE
ATE NATE	A statement of the stat			•	
COP COP U.S. U.S.		* 4° - 1	क्षा ्र विज		29
120 SHOKS	C Load Time Out		#LTOI, #LTO	Short 1	30
AY BE RIGHT LAW DDE). D BY TY LIBRARIES TIONS	Reset Indicator Bit		#R IB #S IB	Short 1	31
HT LAW	Store Status and Clear		#5 16 #5 SC	Short 1 Short 1	32 33
ARII	Store Status		#SST	Short 1	34
N N N	Load Base		#LBR	Long	35
	BCE_Branching				36
	Branch Unconditional Wait for Index		#BU	Long	37
	walt for index		#WIX	Short 1	38
4003) 1.4.5 42	BCE_Transmit_Instructions				42
	Transmit Command		#CMDI, #CMD	Long	. 49
	Transmit Data Short Transmit Data Long		#TDS	Short 2	51
	Message Out	$= \frac{1}{2} - \epsilon$	#TDLI, #TDL #MOUT	Long Long 2	53 54
	BCE Receive Instructions		8		58
MS Dr. Ja Wichi	Receive Data Short		#D D C		77
ame	Receive Data Long		#RDS #RDLI, #RDL	Short 2 Long	71 73
87 ss E.	Message In		#MIN	Long 2	74
MS 87-08 Box 4 2 FF 50 Dr. James E. Tomayko Collection of NASA Documents Wichita State University Libraries, Special Collections and University Archives	Special Instructions			* ····	77
yko yrsity	Delay		#DLYI, #DLY	Short 1	78
Colle	Wait		#WAT	Short 1	79
Bo) lectio	Self Test		#STP	Short 1	80
× 4 on of N es, Spe	NOTF: See Figure 1.3 and 1.4	4 for Fo	ormats.		
d c vAS			9		
J SA Do ial Co				-	
llecti				***	
nents	tin an fi			- 2°	
and			•	9	
Unive				*	
) O		88			(45)
iy Ar					
chiv			a ^a a Aran Maria aran 1		
ß					