

NASA CR-147827

A STUDY OF DISCRETE CONTROL SIGNAL FAULT CONDITIONS IN THE SHUTTLE DPS

CONTRACT NO. NAS9-14703

PROJECT NO. 4052

FINAL REPORT

(NASA-CR-147827) A STUDY OF DISCRETE CONTROL SIGNAL FAULT CONDITIONS IN THE SHUTTLE DPS Final Report (Gaertner Research, Inc.) 116 p HC \$5.50 CSCL 14B

N76 - 28334

Unclas G3/19 47998

DATE:

JUNE 30, 1976

PREPARED FOR:

NASA LYNDON B. JOHNSON SPACE CENTER

HOUSTON, TEXAS 77058

DATE OF CONTRACT:

JUNE 27, 1975

AUG 1976 RECEIVED NASA STI FACILITY INPUT BRANCH

PREPARED BY:

S. S. REDDI

C. T. RETTER

W. W. GAERTNER RESEARCH, INC.

205 SADDLE HILL ROAD

STAMFORD, CONNECTICUT 06903

(203) 322-3673

- TABLE OF CONTENTS -

Chapter No.	Page No
1. INTRODUCTION	1
2. FUNCTIONAL DESCRIPTION OF IOP DISCRETES	4
2.1 Identification Discretes2.2 Redundancy Management Discretes2.3 Synchronization Discretes2.4 Control and Indicator Discretes	7 7 9 10
2.4.1 GPC Halt/Standby/Run Command Discretes 2.4.2 GPC Ready Indicator Discretes 2.4.3 GPC IPL and IPL Activate Discretes 2.4.4 I/O Active Indicator Discretes 2.4.5 I/O Terminate Command Discretes 2.4.6 MM IPL Select Command Discretes	10 11 11 11 12 12
2.5 Mass Memory Discretes2.6 Backup Flight Control System2.7 Discretes of GPC 5, the Backup System	12 12 13
3. PRIMARY AND SECONDARY EFFECTS OF FAULTS ON DISCRETES	14
 3.1 Identification Discrete Failures 3.2 Synchronization Discrete Failures 3.3 Redundancy Management Discrete Failures 3.4 Control and Indicator Discrete Failures 3.5 Discrete Failure Analysis 	46 56 58 59 61
4. PROBABILISTIC ANALYSIS OF DISCRETE FAILURES	69
4.1 Identification Failures4.2 Effects of Discrete Failures on System Reliability	69 76
5. RECOMMENDATIONS	84
6. CONCLUSIONS	86
REFERENCES	87
BIBLIOGRAPHY	88
LIST OF SPACE SHUTTLE ACRONYMS	93

- LIST OF ILLUSTRATIONS -

Figure No. Page No.				
1.	Space Shuttle Avionics System Block Diagram	2	•	
3-1.	Timer Queue Element Expiration (FPMIHPC2)	15		
3-2.	I/O Completion Processor (FIOCMPLT)	16		
3-3.	I/O Error Handler, Level C (FIOERRLC)	17		
3-4.	BCE No/Go Procedure (FIOBCERR)	18		
3-5	MSC Time-Out Procedure (FIOMSCTO)	19		
3-6.	Count Data Path Error Procedure (FIOCTDPE)	20		
3-7.	MM Management Subroutine (FIOMMSTR)	21		
3-8.	MM Management Subroutine (FIOMMTMR)	22		
3-9.	Mass Memory Halt Processor (FIOHLTMM)	23		
3-10.	MSC Set Fail Discretes Program (FIOMSFD)	24		
3-11.	Read Blocks from Mass Memory Routine (FCMINMMR)	25		
3-12.	One Time Initialization Routine (FCMLINIT)	26		
3-13.	Power Transient Initialization (FCMPINIT)	27		
3-14.	Initial SSIP Synchronization (FCMASYNC)	28		
3-15.	Normal SSIP Synchronization (FCMSYNC)	29		
3-16.	I/O Synchronization (FCMISYNC)	30		
3-17.	SVC Synchronization (FCMMSSYNC)	31		
3-18.	Time Synchronization (FCMSSYNC)	32		
3-19.	Fault Detection Identification (FCMFDI)	33		
3-20.	Configuration Management SVC	3/1		

- LIST OF ILLUSTRATIONS - (continued)

Figure	No.	Page	No
3-21.	GPC Startup (AIC_GPC_STARTUP)	35	
3-22.	GPC Switch Monitor (ARA_GPC_SWITCH)	36	
3-23.	Timer Quoue Element Expiration (FPMIHPC2)	37	
3-24.	I/O Completion Processor (FIOCMPLT)	38	
3-25.	I/O Error Handler, Level C (FIOERRLC)	39	
3-26.	BCE No/Go Procedure (FIOBCERR)	40	
3-27.	MSC Timeout Procedure (FIOMSCTO)	41	
3-28.	Normal SSIP Synchronization (FCMCSYNC)	42	
3-29.	Timer Synchronization (FCMTSYNC)	43	
3-30.	I/O Synchronization (FCMISYNC)	44	
3-31.	SVC Synchronization (FCMSSYNC)	45	
4-1.	System unreliability due to identification number failure versus time in hours	73	
4-2.	System unreliability due to identification number failure versus time in hours for redundant and coding approaches.	74	
4-3.	Improvements in reliability of the DPS versus time in hours for redundant and coding approaches.	75	
4-4.	DPS unreliability versus time in hours for		
	$\lambda_{\rm GPC}$ =100 failures/10 ⁶ hours.	79	
4-5.	DPS unreliability versus time in hours for $\lambda_{\rm GPC}$ =200 failures/10 ⁶ hours.	80	
4-6.	System unreliability versus time in hours for	Q1	

- LIST OF ILLUSTRATIONS - (continued)

Figure	e No.	Page	No
	System unreliability versus time in hours t $\lambda_{\rm GPC}$ =1000 failures/10 ⁶ hours.	for 82	
4-8.	Graph showing T_c/T_{GPC} with respect to	83	
	$\rho = \lambda_{GPC}/\lambda_B .$	03	

- LIST OF TABLES -

Table No.	·	Page No
1	IOP Discretes for GPC N (Orbiter 101, GPC 1-4)	5
2	IOP Discretes (Orbiter 101, GPC 5)	6
3 .	Synchronization Codes	9
4	List of Discretes Used/Issued by the FCOS Modules	47
5	Discrete Failure Analysis	62

1. INTRODUCTION

The space shuttle represents a pioneering effort in avionics history. Its primary goals are to provide low-cost transportation to and from earth orbit and to offer a platform for conducting experiments in space. It will also enable deployment and recovery of free flying or automated satellites. The shuttle complex is controlled by a Digital Processing Subsystem (DPS)* which consists of five identical general-purpose digital computers, each capable of controlling and/or communicating with other shuttle subsystems such as Main Propulsion; Reaction Control; Guidance, Navigation and Control; Flight Instrumentation. The DPS is intended to satisfy the stringent reliability requirements imposed by the space mission and its design ensures fail-safe and fail-soft performance.

Figure 1 shows a block diagram of the space shuttle avionics system. The five computer systems, GPC1 through GPC 5, comprise the DPS and control the other avionic subsystems through twenty-eight data-bus channels. Each GPC consists of a CPU and an IOP; the CPU performs mainly computation whereas the IOP is responsible for interfacing the CPU with the bus channels. The GPCs communicate their status or mode of computation to each other through signals on 40 input and 32 output IOP discretes [2]. These discretes are of principal interest to this investigation. An analysis was conducted to determine the impact a fault on these discretes may have on system performance in terms of reliability and fail-safeness. The propagation of hardware discrete faults into software and applications program logic was traced and recommendations were developed to curtail the propagation as soon as possible and to minimize any adverse consequences.

The following items were accomplished by W. W. Gaertner Research, Inc. during its contract with NASA-JSC.

- 1) Identification and functional description of IOP discretes.
- 2) Identification of operating system (FCOS) modules that use IOP discretes and the manner of usage.
- 3) Analysis of the effects of faults on IOP discretes in terms of system degradation (e.g., loss of a GPC from the redundant set).
- 4) Determination of the time that may elapse before a fault on IOP discretes is detected.
- 5) Recommendations to prevent/detect faults on IOP discretes and suggestions for future research.

^{*} A List of Acronyms is attached to this report.




Figure 1. Space Shuttle avionics system block diagram [1]

The organization of the report is as follows. Chapter 2 is exclusively devoted to item (1). Items (2), (3) and (4) are treated in detail in Chapter 3. Chapter 4 discusses probabilistic aspects of IOP discrete fault occurrences and presents an assessment of system failure rate. In Chapter 5 methods of prevention/detection of IOP discrete faults and recommendations are made that may be incorporated into system hardware/software to improve mission reliability. Chapter 6 presents methods of recovering GPCs lost because of non-synchronization during OFT phase. This chapter also discusses alternative approaches to the design of redundant avionic computer systems and future work.

The initial phase of this Contract was monitored by Mr. Curtis D. Warnick and the final phase by Mr. Allen E. Brandli, both of NASA-JSC, Houston, Texas. They were extremely helpful in procuring technical documents on the space shuttle and arranging conferences with appropriate technical personnel. Discussions with the following individuals were beneficial in gaining insight into the space shuttle data processing: Messrs. Charles Floyd, Sam Ankney and Ed Dalke of NASA-JSC; and Jerry Johnson and Vic Harrison of Rockwell International Space Division. This report was prepared with the assistance of Mona G. Adams, Marilyn B. Kommritz and Marianne P. Gaertner.

2. FUNCTIONAL DESCRIPTION OF IOP DISCRETES

In this chapter each IOP discrete is identified in terms of the label of specification used in System Level Description, Hardware, CPDS, Volume 1, Book 1 [3] and the IOP pin numbers used in the actual hardware construction of the IOPs [4]. This allows traceability of IOP discretes from their functional specifications to their physical locations, a feature useful for trouble-shooting and design alterations. Then the function for which each IOP discrete is intended is described. This functional description gives an overview of the important and critical role played by the discretes in the overall data and control management.

The IOP discretes of a GPC serve one of the following functions:

- (a) Local control and status indication of the GPC,
- (b) Synchronization status communication to other GPCs, and
- (c) Redundancy management.

The discretes that perform function (a) issue commands such as halt, standby, run and IPL initiate and indicate the mode of the GPC, e.g., halt, standby and IPL-in-progress. The discretes assigned to function (b) are vital to synchronous performance of the GPCs. They indicate whether a particular GPC is in a redundant set and enable synchronization of GPCs after I/O transactions, supervisory calls and timer interrupts. Discretes that perform (c) are used to indicate the assessment of each GPC regarding the functional behavior of other GPCs. Voting logic is incorporated in these discretes to decide whether a particular GPC is functioning correctly.

As may be noted, discretes performing (b) and (c) are not needed if the GPC is intended to be operated alone as a backup flight control system. Accordingly the discretes for GPC 5 are wired differently from the others. In Table 1 IOP discretes are shown for GPCs 1 to 4 with their labels, pin numbers, functional identifications, sources and destinations. Table 2 shows the discretes for GPC 5.

			i e	
LABEL	IOP PINS	FUNCTION	1/0	FROM/TO
D030 DI32	J3-57,58 J3-74,75	IDENTIFICATION GPC ID source GPC ID bit 0 (binary 1)	output input	IOP N IOP N
DI33	J3-116,123	GPC ID bit 1 (binary 2)	input	IOP N
DI34	J3-107,122	GPC ID bit 2 (binary 4) REDUNDANCY MANAGEMENT	input	IOP N
DRIO3	J5-36,37	GPC N+1 fail vote in	input	IUP N+1
DRIO4	J5-35,47	GPC N+2 fail vote in	input	IOP N+2
DRIO5	J5-33,34	GPC N+3 fail vote in	input	IOP N+3
DROOO	J5-46,58	GPC fail indicator	output	panels
DROO7	J5-44,45	GPC N+1 fail vote out	output	IOP N+1
DR008	J5-42,43	GPC N+2 fail vote out	output	IOP N+2
DR009	J5-40,41	GPC N+3 fail vote out SYNCHRONIZATION	output	IOP N+3
DI20	J3-80,91	GPC N+1 sync bit 1	input	IOP N+1
DI21	J3-92,104	GPC N+2 sync bit 1	input	IOP N+2
DI22	J3-103,114	GPC N+3 sync bit 1	input	IOP N+3
DI24	J3-113,121	GPC N+1 sync bit 2	input	TOP N+1
DI25	J3-112,128	GPC N+2 sync bit 2	input	IOP N+2
DI26	J3-101,111	GPC N+3 sync bit 2	input	IOP N+3
DI28	J3-119,126	GPC N+1 sync bit 3	input	IOP N+1
DI29	J3-99,109	GPC N+2 sync bit 3	input	IOP N+2
DI30	J3-118,125	GPC N+3 sync bit 3	input	10P N+3
D020	J3-43,44	GPC N sync bit 1	output	3 IOPs 3 IOPs
D024	J3-34,35	GPC N sync bit 2 GPC N sync bit 3	output	3 IOPS
D028	J3-46,47	CONTROLS AND INDICATORS	output	
D007	J3-36,48	I/O active indicator	output	panel
D009	J3-25,37	GPC ready indicator	output	panel
D031	J3-67,68	GPC IPL indicator	output	panel
DIOO	J5-1,2	GPC halt command	input	panel
DIO1	J5-3,4	GPC standby command	input	panel
DI02	J5-5,6	GPC run command	input	panel
DIO3	J5-7,14	GPC IPL activate command MM1 IPL select command	input input	panel panel
DIO4	J5-8,9	MM2 IPL select command	input	panel
DIO5 DI12	J5-10,11 J5-25,26	I/O terminate command A	input	panel
DI 12	J5-27,28	I/O terminate command R		panel
	J3-110	+ 5 volts	output	panels
S	J3-100	Signal return	output	panels
•		MĀSS MEMORY	•	•
D012	J3-8,16	MM1 reset	output	MM1
D013	J3-17,27	MM2 reset	output	MM2
DI06	J5-12,13	MM1 ready	input	MM1
DIO7	J5~15,16 Z	MM2 ready BFCS	input	MM2
DIII	J5-23,24	BFCS engage command	input	BFCS

Table 1. IOP Discretes for GPC N (Orbiter 101, GPC 1-4)

Note: GPC N+i indicates GPC N+i (mod 4)

	<u>LABEL</u>	TOP PINS	FUNCTION IDENTIFICATION	<u>I/0</u>	FROM/TO
	D030 D132 D133 D134	J3-57,58 J3-74,75 J3-116,123 J3-107,122	GPC ID source GPC ID bit 0 (binary 1) GPC ID bit 1 (binary 2) GPC ID bit 2 (binary 4) REDUNDANCY MANAGEMENT	output input input input	IOP 5 IOP 5 IOP 5 IOP 5
	DR000	J5-46,58	GPC fail indicator CONTROLS AND INDICATORS	output	panels
	D009 D100 D101 D102 EXCIT S	J3-25,37 J5-1,2 J5-3,4 J5-5,6 J3-110 J3-100	GPC ready indicator GPC halt command GPC standby command GPC run command + 5 volts Signal return BFCS	output input input input output output	
-	DI13 DI11 DI15 DI16 DO08	J5-27.28 J5-23,24 J3-66,67 J3-88,89 J3-61,62	I/O terminate command B BFCS engage command BFCS engage command BFCS engage command BFCS fail	inverse input input input input output	BFCS BFCS BFCS BFCS BFCS

Table 2. IOP Discretes (Orbiter 101, GPC 5)

In the following, the primary function of each discrete is described in detail. The above functional classification is used to clarify its role.

2.1 Identification Discretes

Each computer contains three ID discrete inputs, which are used to allow the computer to determine the position in which it has been installed. The 3-bit binary code which identifies each computer position is formed by wiring the constant differential output of the ID Source line driver to each ID input bit with the appropriate polarity. For example, the computer in Forward Avionics Bay III is GPC 3, so the connector for IOP J3 at that position must have ID bits 0 and 1 wired directly to the ID Source and ID bit 2 wired to the ID Source with inverted polarity. The connections between the ID Source differential output and the three ID differential inputs are as follows [4]:

LOCATION	COMPUTER	ID BIT 2	ID BIT 1	ID BIT O
Forward Avionics	GPC 1	inverted	inverted	direct
Bay I	GPC 4	direct	inverted	inverted
Forward Avionics	GPC 2	inverted	direct	inverted
Bay II	GPC 5	direct	inverted	direct
Forward Avionics Bay III	GPC 3	inverted	direct	direct

The identification discretes serve function (a) and are primarily used in the initialization routine. In this routine the GPC number is read from the discretes and stored in internal software tables (Compool and CVT) and thereafter these tables are consulted for GPC identification numbers. The identification numbers are used to select the prime computer system as well as to track the GPCs that failed to synchronize in a redundant set.

2.2 Redundancy Management Discretes

Three input and four output discretes are assigned to the redundancy management function. Signals on three of the output discretes (DR007, 08, 09) are issued from one GPC to other GPCs to indicate failure votes. A failure vote is issued under software control by one GPC to another when there is a mismatch between their computed results. The fourth output discrete (DR000) is a GPC fail indicator.

4. C.

It indicates that the GPC has detected a BITE self-test failure or has been voted out of the GPC voting set. The signal is automatically issued upon IOP hardware detection of two or more failure votes from other IOPs of the voting set, expiration of the watchdog timer, or detection of GPC self-test failure (providing these functions have been enabled or initiated by GPC software). It should be noted that the CPU is not reset upon GPC/IOP failure determination, and CPU instruction execution is still possible after a GPC failure. The IOP hardware reset of all GPC outputs, however, prevents the GPC from participating in the control of the Space Shuttle vehicle.

The GPC fail indicator output signal from each GPC terminates at two units: a 5-by-5 computer (failure) status display matrix, and the caution/warning electronics unit. In addition, at the 5-by-5 display, the GPC fail indicators are amplified and sent to operational instrumentation where they are sampled for downlink transmission.

The caution/warning electronics unit accepts the GPC fail indicator signals and retransmits them to a caution/warning status display (120 indicators). The GPC fail indicator signal from each GPC may be monitored at this display. The electronic unit also transmits the logical OR of all five GPC fail indicator signals to the caution/warning annunciator display where a single light is turned on. When this signal is issued, it is accompanied by an audible alarm that remains on until manually reset from either of two master alarm reset switches located at the forward station.

The 5-by-5 computer (failure) status display is driven by all five redundancy management output signals from each IOP (four failure votes and one failed condition). Since there are five GPCs, there are a total of 25 indicators. The GPC fail indicator for a given GPC lies along the matrix diagonal from the upper left to the lower right. All other indicators represent fail votes. The 5-by-5 display matrix allows visual observation of the failure status of all five GPCs [2].

The redundancy management function is invoked after every SSIP cycle at forty millisecond intervals. The GPCs transfer data to each other on Inter-Computer Communication (ICC) bus units so that they can compare and vote on each other.

2.3 Synchronization Discretes

These discretes convey the status of GPCs to each other so that they can be run in synchrony. Each GPC has three output discretes which indicate its synchronization status. Table 3 gives the synchronization codes used in the space shuttle complex. Logic Os on all the output discretes indicate that the GPC is not operative and does not participate in computation or control. The I/O codes (010 and 011) indicate that the GPC completed its I/O transactions with or without encountering errors in data transmission. The timer and SVC interrupts indicate that the GPC was interrupted by a time-out indication from one of its timers and by supervisory call from an application or FCOS program respectively. SSIP synchronization code is used to synchronize the GPCs in the common set at every SSIP cycle. Logic Is on the output discretes indicate that the GPC is either running or expecting other GPCs to synchronize.

The synchronization discretes are used quite often (at rates of approximately 300 times/sec) and the manner in which they are used depends to a large extent on the application programmer.

SYNCHRONIZATION CODES [5]

Number	<u>Binary</u>	Meaning
0	000	Halt/Off/Failed
1	001	Spare
2	010	I/O Complete, with error (IPR)
3	011	I/O Complete, no error (IOC)
4	100	SSIP sync (common set)
5	101	Timer Interrupt
6	110	SVC Interrupt
7.	111	Null/Run

Table 3

2.4 Control and Indicator Discretes

These discretes are primarily used to control and indicate the status of the GPC they are associated with. They perform function (a) and play a critical part in interfacing the GPC and the crew.

2.4.1 GPC Halt/Standby/Run Command Discretes

These discretes are controlled by a three-position toggle mode switch from Cockpit Panel 07. A separate switch is provided for each GPC.

Each switch provides three input signals (Halt, Standby, or Run) to the respective discrete. The three signals are interlocked in IOP hardware logic so that only one switch state is possible regardless of any switch bounce that is encountered. For example, when the switch is moved from one position to another, the switch leaves the first position, encounters an open-circuit, and then makes contact at the second position. During the open-circuit transition, the previous switch state is maintained in hardware latches in the IOP. Open-circuit signals do not change the state of these latches.

When the switch completes the open-circuit transition and finally makes contact at the next position, the new state is detected and stored by the interlocked latches. At this point, should switch bounce be encountered, producing momentary open-circuit conditions, the hardware latches guarantee that the switch state just established will be retained. The IOP logic thus guards against switch bounce.

When the Halt Command discrete is set, an automatic reset of both the CPU and IOP is caused. In this reset state, normal macro instructions cannot be executed in the CPU and IOP; however the GPC can support IPL, and Halt is the only state in which IPL can be performed.

When the Standby discrete is set, the GPC is able to operate in an off-line mode, not synchronized to other GPCs. The Standby mode is identical to the Run mode except that it does not completely utilize the memory and configuration tables. In the Standby mode, application programs can be run, thus making it possible to test and diagnose system operation. The GPC in Standby mode has less priority than a GPC in Run more in order to prevent IOP bus contentions when one or more GPCs are in Standby [6].

The Run mode is used during normal GPC operations. However, this mode can be overridden by software in which case the GPC Ready Talkback indicator will indicate barberpole rather than gray.

2.4.2 GPC Ready Indicator Discrete

This discrete drives a barberpole/gray flag indicator to indicate the GPC status. When the discrete bit (D009) is set true, the indicator is driven to the gray position to indicate that the GPC is ready for normal processing. The IPL discrete can also drive this indicator to gray when IPL is in progress. The GPC 5 Ready indicator for ALT phase indicates that backup flight control capability is resident and can be processed by engaging BFCS switch.

When the discrete bit is false, the indicator is driven to barberpole to indicate that the GPC is not ready. This indication is present when the GPC detects a hardware or software error. Some of the hardware detected errors are IOP timing fault, power supply failure/off, and parity errors within the CPU. Also a Halt mode and Command can cause this indication.

2.4.3 GPC IPL and IPL Activate Discretes

The GPC IPL discrete when true indicates that the GPC is performing IPL. The IPL Activate discrete is driven by a momentary pushbutton switch on the cockpit panel. Depression of the switch sets the IPL Activate discrete true and causes IPL to be performed. The IPL discrete as mentioned before will drive the Ready talkback indicator gray to indicate IPL-in-progress. The IPL Activate command will be effective only when the GPC is in a Halt state.

2.4.4 I/O Active Indicator Discrete

This discrete indicates the status of the GPC as to whether it can perform I/O on its data buses. A true output indicates that the GPC is ready to perform I/O after GPC initialization whereas a false output indicates either that the GPC is powered off or that the GPC, though powered on, is unable to perform I/O because of its IOP reset state or non completion of GPC initialization.

2.4.5 I/O Terminate Command Discretes

There are two discretes assigned for I/O terminate function. The I/O Terminate Command A discrete is derived from one pole of a double-pole output terminate switch on Panel O7. (The other pole issues the IOP Terminate Command B discrete). This Command causes immediate disable of four MIA transmitters for buses FC 1 through FC 4. The discrete input is always accompanied by the IOP Terminate Command B discrete.

The IOP Terminate Command B discrete is controlled by the second pole of the output terminate switch and when this command is received, eight MIA transmitters are immediately disabled to halt data transmission over flight-critical buses FC 5 through FC 8, payload buses PL 1 and PL 2 and launch data buses LDB 1 and LDB 2. The Backup Flight Control (BFC) switches on panels F 2 and F 4 also control the IOP Terminate Command B discrete.

2.4.6 MM IPL Select Command Discretes

These discretes specify which Mass Memory unit has been selected for IPL operation of the GPC.

2.5 Mass Memory Discretes

Each Mass Memory generates a ready signal and controls the state of the MM Ready discrete of each GPC. A ready signal, when enabled, indicates to the GPC that the MM is in the standby mode and is capable of accepting commands. If not enabled, it indicates that either the MM primary power is off or that the MM is performing an operation. In the latter case, it will stay in the not-ready state until the operation being performed is complete.

Reset discrete signals, one from each GPC, can interrupt the operation of the Mass Memory unit. When interrupted by the reset signal, the MM will halt its operation at the end of the current data block, stop the tape in the next subfile, and write protect all tracks. When these operations are completed, the ready signal is enabled to the GPCs. If the MM is already in the ready state, no action will occur as a result of the reset.

2.6 Backup Flight Control System Engage Command Discrete

When this discrete is true, it means that the BFC Engage switch on panels F 2 or F 4 is on and that the flight control is to be transferred from the Primary to the Backup Control System. When the discrete is false, it indicates that the BFC Engage switch is in 'off' position and that

flight control is handled by the Primary system.

2.7 Discretes of GPC 5, the Backup System

GPC 5 is used for the Backup Flight Control System (BFCS). The BFCS can be engaged by pressing one of the two BFC Engage switches. When one of these switches is pushed, the BFCS Control Unit sends the I/O Terminate Command B to all of the computers. However, the polarity of this signal is reversed for GPC 5, with the result that GPCs 1-4 have their flight-critical outputs disabled, and GPC 5 has its outputs enabled, when a BFC switch is pushed. BFC Engage indicators, located in the BFC switches, are controlled by MDM FF5.

The discrete signals for GPC 5 are listed in Table 2. (Since GPC 5 is not used in conjunction with the other four computers, there are no Fail Votes or synchronization signals to or from GPC 5). In addition to the Fail Votes and synchronization signals, several other discrete control signals are not used in GPC 5. No I/O Terminate switch exists for GPC 5, so the I/O Terminate Command A discrete input is not used. Since the BFCS does not use the Mass Memories, there are no Mass Memory Ready, Reset, or IPL Select signals connected to GPC 5; there is no IPL Activate switch/indicator and, therefore, the corresponding discrete signals are not used. The functions of the remaining discrete signals are as previously described.


PRIMARY AND SECONDARY EFFECTS OF FAULTS ON DISCRETES

In this Chapter the primary and secondary effects of faults on the IOP discretes are discussed. First the Flight Computer Operating System (FCOS) modules that use these discretes and the manner of their usage are identified. enables one to trace the propagation of errors from hardware to software. Secondly, each of these FCOS modules is analyzed to determine the effects of misinterpretation of the logic levels on the discretes due to single bit errors. This information will be useful in recovering GPCs that are lost due to discrete failures either in the OFT or post-mission phase. It is also useful for modifying software modules so that the impact of discrete failures on system performance is minimized. Thirdly, the impact of each discrete failure on the total system is described. This will give an assessment of the relative criticality of each discrete. Finally, the minimum time before the detection of a discrete failure is estimated and suggestions are made to further reduce this time.

The FCOS is a set of code blocks which manages the DPS computer hardware complex and allocates its resources to all OFP functions. It is responsible for the control services and allocation of computer resources, as well as the supervision of all computing processes in the OFP. It also provides a number of service functions, such as input/output, interrupt supervision and time/event services. The FCOS is a tool used by the application programmer and, when taken by itself, does not provide a mission software design. The FCOS does not partition or specify how software functions are divided between computers or within a computer. The FCOS does, however, provide the structure for controlling individual software functions to meet individual mission requirements [6].

Thus the FCOS serves as the interface between the hardware and the application programmer and represents the first stage in Control transition from hardware to software. Some of the FCOS modules interpret and act on the logic signals they read on the discretes. The flow-charts of these modules are shown in Figures 3-1 to 3-22. (They are extracted from Reference [5]).

The modules that issue commands which cause logic level transitions on the discrete lines are analyzed to determine the effects of single-bit discrete errors. The flow-charts of these modules are shown in Figures 3-23 to 3-31. They indicate the correct commands to be issued (shown enclosed by double lines) as well as the incorrect commands that may be issued due to a single discrete failure (shown enclosed by a single line). Thus



 $\begin{bmatrix} \end{bmatrix}$

1

Figure 3-1. Timer Queue Element Expiration (FPMIHPC2)




Figure 3-2. I/O Completion Processor (FIOCMPLT)




Figure 3-3. I/O Error Handler, Level C (FIOERRLC)




Figure 3-4. BCE No/Go Procedure (FIOBCERR)




Figure 3-5. MSC Timeout Procedure (FIOMSCTO)




Figure 3-6. Count Data Path Error Procedure (FIOCTDPE)




Figure 3-7. MM Management Subroutine FIOMMSTR




Figure 3-8. MM Management Subroutine FIOMMTMR




Figure 3-9. Mass Memory Halt Processor (FIOHLTMM)




Figure 3-10. MSC Set Fail Discretes Program (FIOMSFD)




Figure 3-11. Read Blocks from Mass Memory Routine (FCMINMMR)




Figure 3-12. One Time Initialization Routine (FCMLINIT)




Figure 3-13. Power Transient Initialization Flowchart (FCMPINIT)




Figure 3-14. Initial SSIP Synchronization (FCMASYNC)





Figure 3-15. Normal SSIP Synchronization (FCMSYNC)







Figure 3-17. SVC Synchronization (FCMMSSYNC)



ა გ

Figure 3-18. Timer Synchronization (FCMSSYNC)




Figure 3-19. Fault Detection Identification (FCMFDI)




Figure 3-20. Configuration Management SVC Servicing (FCMSVC)




Figure 3-21. GPC Startup (AIC_GPC_STARTUP)





Figure 3-22. GPC Switch Monitor (ARA_GPC_SWITCH)



ထ




Figure 3-26. BCE No Go Procedure (FIOBCERR)







Figure 3-27.
MSC Timeout Procedure GFIOMSCTO)





and a second of the control of the c





(0,0)





in the flow-chart of the Timer Queue Element Expiration (FPMIHPC2) module, at the beginning instead of issuing the NL/RN synchronization command, the module may issue IOC, TIMER or SVC synchronization commands. Table 4 summarizes the effects of single discrete errors on the FCOS modules by listing each module that uses/issues discretes along with the manner of invocation of the module and the discretes (identified by their labels and pin numbers) that the module uses/issues. It also lists the possible misinterpretation of discretes due to single bit discrete errors.

In the following, each discrete is considered individually to analyze its precise role in the DPS and how its failure can affect the system performance. The discussion will be qualitative and establish the relative criticality of each discrete. The discrete is analyzed by listing the FCOS modules it is used in, describing qualitatively the manner in which the discrete is used in software logic, and depicting consequences that may ensue because of the discrete failure. In addition, an estimate is given of the time that may elapse before the failure is detected.

3.1 Identification Discrete Failures

These discretes are used by the following software modules directly or indirectly:

<u>Module</u>	Page No. [5]	<u>Usage</u>
FIOMMRLV FCMLINIT FCMDSSTR FCMRELST FCMENSTR FCMSATCN FCMSFAIL	3.2-61, Part 1 3.3-11, Part 1 3.3074, Part 1 3.3-75, Part 1 3.3-77, Part 1 3.3-81, Part 1 3.3-89, Part 1 3.2-19, Part 2	Indirect Direct Indirect Indirect Indirect Indirect Indirect Indirect
ARC_GPC_RECONFIG	J.K-IJS ICIU K .	THALLECT

The hardware discretes are read directly by the One Time Initialization Routine, FCMLINIT, and the identification number of the GPC is stored in COMPOOL and CVT. Thereafter, the identification number is fetched whenever needed from these two tables. This number is used in software mostly to select the prime GPC among the Redundant Set. At hardware level, the identification number is used to assign proper control of data buses to the GPC. For example, the five ICC buses, each dedicated to one GPC, are physically

PAGE REF. NO. 5	MODULE	INVOCATION	SEQ OF USE OR IS- SUE	DISCRETES USED	LABEL	PIN NUN	I. LOG VAL	INPUT FROM	DISCRETES ISSUED	LABEL	. PIN NUM L V	OG OUTPUT AL TO	SINGLE BIT ERRORS W1'LL CAUSE DISCRETES TO BE INTER- PRETED AS
			1						NULL SYNC	D020 D024 D028	J3-43,44 J3-34,35 J3-46,47	1 3 IOPS	SPARE IPR SYNC SSIP SYNC
			2						SSIP SYNC	D029 D024 D028	J3-43,44 J3-54,35 J3-46,47 OR	0 3 IOFS	TIMER SYNC SVC SYNC HLT/OFF/FL
1-3,1-49	FPMIHPC2	PSW SWAP FROM HARDWARE VIA PROG. CNTR. 2 INTERRUPT		NONE	N/A	N/A	N/A	N/A	TIMER SYNC	DO20 DO24 DO28	J3-43,44 J3-34,35 J3-46,47	0 3 IOPS	SSIP SYNC NULL/RUN SPARE
			3						IOC SYNC	DO28 DO28 DO28	J3-43,44 J3-54,35 J3-46,47 OR	1 3 IOPS	IPR SYNC SPARE NULL/RUN ·
			3							DO20 DO24 DO28	J3-43,44 J3-34,35 J3-46,47	1 .3 IOPS	IOC SYNC HLT/OFF/FL SVC SYNC

Table 4. List of discretes used/issued by the FCOS modules

PAGE	MODULE	INVOCATION	SEQ OF USE	DISCRETES	LABEL	PIN NUM.	LOG	INPUT	DISCRETES	LABEL	PIN NUM	LOG	оитрит	SINGLE BIT ERRORS WILL CAUSE
REF. NO. 5		* 1	OR IS SUE	USED			VAL	FROM	ISSUED			VAL	ТО	DISCRETES TO BE INTER- PRETED AS
	4		٠.					•						
	•		1					· · · · · · · · · · · · · · · · · · ·	NULL SYNC	D020 D024	J3-43,44 J3-34,35		3 IOPS	5PARE 1PR SYNC
1-3,2-12A	FIOCMPLT	SOFTWARE GE- NERATED HARD- WARE IOP IRP		NONE	N/A	N/A	N/A	N/A	IOC SYNC	D028 D020 D024	13-46,47 13-43,44 13-34,35		5 10PS	SSIP SYNC IPR SYNC SPARE
		CALL FROM	•							D028	J3-46,47 J3-43,44	0		NULL/RUN
1-3.2-34	FIDERRLC	FIOCMPLT OR FIOMMMGR EXECUTED FROM	1.	NONE	N/A	И/А	N/A	N/A	IOC SYNC	D024 D028 D020	J3-34,35 J3-46,47 J3-43,44	0	3 IOPS	SPARE NULL/RUN IOC SYNC
1-3.2-37	FIOBCERR	FIOERRLC	1	NONE	N/A	N/A	N/A	N/A	IPR SYNC	D024 D028	J3-35,47 J3-46,47	.1	3 IOPS	HLT/OFF/FL SVC SYNC
1-3,2-39	FIOMSCTO	EXECUTED FROM	1	NONE	N/A	N/A	N/A	N/A	IPR SYNC	DO24 DO24 DO28	J3-43,44 J3-34,35 J3-46,47		3 10PS	IOC SYNC HLT/OFF/FL SVC SYNC
1-3,2-43	FIOCTOPE	EXECUTED FROM		STANDBY TERMINATE	D101	J5-3,4 J5-1,2		PANEL PANEL	NONE	N/A	N/A	N/A	N/A	N/A
		FIOMSCTO		BFCS ENGAGE	· '			PANEL		****				

Table 4 (continued). List of discretes used/issued by the FCOS modules

PAGE REF. NO. 5	MODULE	INVOCATION	SEQ OF USE OR IS- SUE	DISCRETES USED	LABEL	PIN NUM. LOG VAL		DISCRETES ISSUED	LABEL	PIN NUM	LOG VAL	OUTPUT TO	SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
1-3.2-52	FIOMMSTR	EXECUTED FROM	1 1	MM1 READY MM2 READY MM1 IPL SEL		J5-12,13 ? J5-15,16 ? J5-8,9 ?	MM1 MM2 PANEL	NONE	N/A	N/A	N/A	N/A	N/A
1-3.2-54	FIOMMTMR	EXECUTED FROM	1	MM2 IPL SEL MM1 READY MM2 READY MM1 IPL SEL	D106 D107	J5-10,11 ? J5-12,13 ? J5-15,16 ? J5-8,9 ?	PANEL MM1 MM2 PANEL	NONE	N/A	N/A	N/A	N/A	N/A
1-3.2-59	FIOHLTMM	CALL FROM FPMSVC		MM2 IPL SEL		J5-10,11 ?	PANEL	MM1 RESET MM2 RESET	D012 D013	J3−8,16 J3−17,27		MM1 MM2	CONTINUE
1-3.2-80	FIOMSFD	CALL FROM FCMSVC OR FCMFDI	1 1 1	NONE	N/A	N/A N/A	A N/A	N+1 FAIL N+2 FAIL N+3 FAIL GPC FAIL	DROO8 DROO9	05-44,45 05-42,43 05-40,41 05-46,58	3 3	TOP N+	NOT FAILED NOT FAILED NOT FAILED NOT FAILED
1-3.3-10	FCMINMMR	EXECUTED FROM		MM1 READY MM2 READY	D106 D107		? MM1 ? MM2	NONE	N/A	N/A	N/A	N/A	N/A
1-3.3-11	FCMLINIT	EXECUTED FROM FCMINSSL	1	GPC 1D BITO GPC 1D BIT1 GPC 1D BIT2	D133	J3-74,75 3 J3-116,123 3 J3-107,122 3	IOP N	NONE	N/A	N/A	N/A	N/A	N/A

Table 4 (continued). List of discretes used/issued by the FCOS modules

PAGE MOD REF. NO. 5	DULE	INVOCATION	SEQ OF USE OR 15- SUE	DISCRETES USED	LABEL	PIN NUM. LOG VAL	I NPUT FROM	DISCRETES ISSUED	LABEL	PIN NUM	LOG VAL	OUTPUT TO	SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
1-3.3-17 FCMF	PINIT	POWER ON WITH MODE SWITCH I RUN OR STDBY		STANDBY	D101	d5-3,4 1	PANEL	NONE	N/A	N/A	N/A	N/A	N/A
1-3.3-23 FCMA	4sync	FPMSVC CALL	1 1 1 1 1 1 1	GPC N+1 SB1 GPC N+2 SB3 GPC N+3 SB3 GPC N+1 SB2 GPC N+2 SB3 GPC N+3 SB3 GPC N+2 SB3 GPC N+3 SB3 GPC N+3 SB3	DI21 DI22 DI24 DI25 DI26 DI28 DI28	J3-80,91 ? J3-92,104 ? J3-103,114? J3-113,121? J3-112,128? J3-101,111? J3-119,126? J3-99,109 ? J3-118,125?	IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+2 IOP N+3	н о и е	N/A	N/A	N/A	N/A	N/A
1-3.3-25 FCMC	CSYNC	FPMIHPC2 CALL	1 1 1 1 1 1 1 2 2	GPC N+1 S81 GPC N+2 S83 GPC N+3 S83 GPC N+1 S82 GPC N+2 S82 GPC N+3 S82 GPC N+1 S83 GPC N+2 S83 GPC N+3 S83	DI21 DI22 DI24 DI25 DI26 DI26 DI28	J3-80,91 ? J3-92,104 ? J3-103,114? J3-113,121? J3-112,121? J3-101,111? J3-119,125? J3-99,109 ? J3-118,125?	IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+2 IOP N+3	GPC N SB1 GPC N SB2 GPC N SB3	DO20 DO24 DO28	J3-43,44 J3-34,35 J3-46,47		3 IOPS 3 IOPS 3 IOPS	SPARE IPR SYNC SSIP SYNC

Table 4 (continued). List of discretes used/issued by the FCOS modules

	PAGE MODULE REF. NO. 5	INVOCATION	SEQ OF USE DISCRETES OR USED IS- SUE	LABEL PIN NUM. LOG VAL		DISCRETES ISSUED	LABEL	MUM NI¢	LOG (VAL	OUTPUT TO	SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
51	1-3.3-29 FCMISYNC	CALL FROM FIOCMPLT OR FIOMMMGR	1 GPC N+1 SI 1 GPC N+2 SI 1 GPC N+1 SI 1 GPC N+1 SI 1 GPC N+3 SI 1 GPC N+3 SI 1 GPC N+2 SI 1 GPC N+3 SI 2 CPC N+3 SI	B1 D121	IOP N+3 IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+2	GPC N SB1 GPC N SB2 GPC N SB3	D020 D024 D028	 J3-43,44 J3-34,35 J3-46,47	1 :	3 10PS 3 10PS 3 10PS	SPARE IPR SYNC SSIP SYNC

Table 4 (continued). List of discretes used/issued by the FCOS modules

	PAGE REF. NO. 3	MODULE 55	INVOCATION	SEQ OF USE OR IS- SUE	DISCRETES USED	LABEL	PIN NUM. LOG VAL	INPUT FROM	DISCRETES ISSUED	LABEL	PIN NUM	LOG VAL	О UТР UТ Т О	SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
52	1-3.3-35	FCMSSYNC	CALL FROM SEVERAL MODS. LISTED IN REF.52,3.3-21 FCOS	2 2 2 2 8 2 2 2	GPC N+1 SB1 GPC N+2 SB1 GPC N+3 SB1 GPC N+1 SB2 GPC N+2 SB2 GPC N+3 SB2 GPC N+3 SB3 GPC N+3 SB3 GPC N+3 SB3	D120 D121 D122 D124 D125 D126 D128 D129	J3-80,91 ? J3-92,104 ? J3-103,114? J3-112,128? J3-101,111? J3-119,126? J3-99,109 ? J3-118,125?	IOP N+1 IOP N+2 IOP N+3 IOP N+1 IOP N+3 IOP N+1 IOP N+2 IOP N+3	SVC SYNC , GPC N SB1 GPC N SB2 GPC N SB3	D020 D024 D028 D020 D024 D028	J3-43,44 J3-34,35 J3-46,47 J3-43,44 J3-34,35 J3-46.47	1 1 1	3 IOPS 3 IOPS 3 IOPS 3 IOPS	IPR SYNC SPARE IPR SYNC

Table 4 (continued). List of discretes used/issued by the FCOS modules

-	PAGE REF. NO. 5	MODULE	INVOCATION US	SĒ	DISCRETES USED	LABEL	PIN NUM. L	OG AL	INPUT FROM	DISCRETES ISSUED	LABEL	PIN NUM	LOG VAL	OUTPUT TO	SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
យ	1-3,3-37	FCMTSYNC	FPMIHPC2 CALL	1 1 1 1 1	GPC N+1 SBI GPC N+2 SBI GPC N+3 SBI GPC N+1 SB2 GPC N+2 SB2 GPC N+3 SB2 GPC N+1 SB3 GPC N+2 SB3 GPC N+3 SB3	DI 25 DI 26 DI 28 DI 29	J3-92,104 J3-103,11 J3-113,12 J3-112,12 J3-101,11 J3-119,12 J3-99,109	4? 1? 8? 6?	10P N+1 10P N+2 10P N+3 10P N+1 10P N+2 10P N+3 10P N+1 10P N+2 10P N+3	GPC N S81 GPC N S82 GPC N S83	D020 D024 D028	J3-43,44 J3-34,35 J3-46,47	1	3 IOPS 3 IOPS 3 IOPS	SPARE IPR SYNC SSIP SYNC
	1-3.3-39	FCMFD1	FIOCMPLT CALL	1	NONE	N/A	N/A	N/a	A N/A	GPC FAIL	DROOO	J5-46,58	1	PANEL	NOT FAILED
	1-3.3-93	FCMSVC	FPMSVC CALL	?	GPC N+1 FLI GPC N+2 FLI GPC N+3 FLI	DRIO	3 J5-36,37 4 J5-35,47 5 J5-33,34	? ?	IOP N+1 IOP N+2 IOP N+3	GPC N+1 FLO GPC N+2 FLO GPC N+3 FLO GPC N FLO	DROD8	J5-42,43		10P N+ 10P N+ 10P N+ 10P N	2

Table 4 (continued). List of discretes used/issued by the FCOS modules

	PAGE REF. NO. 5	MODULE	INVOCATION	SEC OF USE OR IS- SUE	DISCRETES USED	LABEL	PIN NUM.	LOG VAL	INPUT FROM	DISCRETES ISSUED	LABEL		.OG /AL		SINGLE BIT ERRORS WILL CAUSE DISCRETES TO BE INTER- PRETED AS
	3-3.1-15	AIC_GPC_	GPC STARTUP	1	NONE	N/A	N/A	N/A	N/A	GPC READY	D003	J3-25,37	1	PANEL	NOT READY
5. 4	3-3.25	ARA_GPC_ SWITCH	SWITCH MONIT	1 1	GPC RUN GPC STANDBY BFCS ENGAGE 1/0 TERM.A 1/0 TERM.B	DI01 DI11 DI12	J5-5,6 J5-3,4 J5-23,24 J5-25,26 J5-27,28	5	PANEL PANEL PANEL PANEL PANEL		- \$ *				
										I/O TERM.A I/O TERM.B		J5-25,26 J5-27,28	5	PANEL PANEL	

Table 4 (continued). List of discretes used/issued by the FCOS modules

connected to all the GPCs. When GPCi desires to communicate with other GPCs through the ICC buses, it selects ICCi with the aid of the identification number stored in CVT and COMPOOL.

The requirement that each GPC correctly records and maintains the identification number is crucial to space shuttle operation; if this requirement is not met, either because of discrete failure or faulty core locations, the ensuing consequences will be unpredictable. When two GPCs have the same identification number and attempt to transmit information on a common bus, signal interference results. If this bus is not flight-critical or an ICC bus unit, data bus I/O failures will be recorded and this may eventually lead to bus masking and its removal. However, if this bus happens to be either critical or an ICC bus, the GPCs in command of the bus will force themselves to synchronization Thus the two GPCs will drop out from the redundant as well as the common set. If they attempt to communicate their synchronization failures and use the same data bus for doing so, signal interference once again results with the consequence that the crew may not be notified. this point, the situation becomes unpredictable and may even lead to loss of spacecraft control.

The CPDS requirements stipulate that the software shall support a display which monitors the operational status of each GPC in Redundant Set, simplex, failed or OFF/HALT mode [6]. Thus the crew may note from the display that the two GPCs are not functioning properly and may engage the Backup Flight Control Switch.

The time that might elapse before detection of the identification discrete failure is variable. Since the identification discretes are read on the ground prior to the mission, any discrete failures at this time will be immediately noticeable. Once the discretes are read, the identification number is fetched only from the internal GPC tables and hence the identification failure may result due to core memory location faults. If this happens, the time of detection is unpredictable and depends to a large extent on the crew action.

A quantitative assessment of the identification failure will be given in the next chapter.

3.2 Synchronization Discrete Failures

Synchronization discretes are used by the following software modules directly or indirectly:

Module	Page o. [5]	Usage
FPMIHPC2 FIOCMPLT FIOERRLC FIOBCERR FIOMSCTO FCMASYNC FCMCSYNC FCMSSYNC FCMSSYNC FCMSSYNC FCMSSYNC FCMBMAN FIOSVC FIOSVCP FPMCANCL FPMCLOSE FPMIEPCT FPMOPSCN FPMRES FPMRES FPMRESET FPMSET	3.2-49, Part 1 3.2-34, Part 1 3.2-37, Part 1 3.2-37, Part 1 3.2-39, Part 1 3.3-23, Part 1 3.3-25, Part 1 3.3-29, Part 1 3.3-35, Part 1 3.3-37, Part 1 3.3-63, Part 1 3.2-9, Part 1 3.2-9, Part 1 3.1-35, Part 1 3.1-37, Part 1 3.1-37, Part 1 3.1-39, Part 1 3.1-39, Part 1 3.1-39, Part 1 3.1-67, Part 1 3.1-67, Part 1 3.1-67, Part 1 3.1-68, Part 1	Direct Direct Direct Direct Direct Direct Direct Direct Indirect
FPMSIGNL FPMSTAT	3.1-69, Part 1 3.1-25, Part 1	Indirect Indirect Indirect
FPMTMHAL	3.1-31, Part 1 3.1-63, Part 1 3.1-23, Part 1 3.1-17, Part 1	Indirect Indirect Indirect Indirect
FCMPMOD FCMBCEMD FCMPOVLY FJOHLTMM FPMUPMTU FPMMTURM	3.3-53, Part 1 3.3-55, Part 1 3.3-49, Part 1 3.2-71, Part 1* 3.1-55, Part 1 3.1-73, Part 1*	Indirect Indirect Indirect Indirect Indirect Indirect

^{*}Reference [7]

The software modules listed under direct usage issue commands that directly change the status of the synchronization discretes and use these discretes in their logic. The indirect-usuage modules invoke the direct-usage modules

in order to achieve software synchronization through the synchronization discretes. As can be noted, these discretes are used extensively by the software to operate the GPCs in the Redundant and Common Sets in synchrony with each other and minimize the data skew which exists because of the redundant operation of the GPCs.

A synchronization discrete failure will cause the removal of the GPC it is associated with from the Redundant and Common Sets, even though the GPC may be functioning properly. The outcome of this type of failure is the loss of a GPC, and the crew is immediately notified of the synchronization failure through the Computer Annunciation Matrix. Since the synchronization discretes are used as often as 300 times/second by application programs, the failure of these discretes is immediately observed. Also, since the SSIP and Fast-Cycle Execution programs use synchronization at every 40 ms interval, the upper bound on the time of detection of synchronization discrete failures is approximately 20-30 ms.

3.3 Redundancy Management Discrete Failures

The following modules can alter the state of redundancy management discretes:

<u>Module</u>	Page No. [5]	Usage
FCMSVC	3.3-93, Part 1	Direct
FCMFDI	3.3-39, Part 1	Direct
FCMVOTE	3.2-83, Part 1*	Direct
FPMSVC	3.1-2, Part 1	Indirect
FIOCMPLT	3.2-129, Part 1	Indirect

*Reference [7]

The direct usage modules can change the status of fail discretes that drive the Computer Annunciation Matrix. The indirect usage modules invoke the direct-usage modules. When a failure occurs on one of these discretes, the light driven by the faulty discrete may be lit. However, this may not have any undesirable consequences since the crew, by observing the other three lights in the same row, can deduce whether the light is energized due to a discrete failure or to a GPC failure. The situation with the GPC5 fail discrete is different; GPC5 performs self testing to see whether it is functioning properly and is not involved in cooperative testing. Thus, when the light connected to the GPC5 fail discrete is energized, the crew may not know whether this is due to a discrete failure or due to the Backup Computer System failure. In this situation, the consequences are dependent on the crew action. worst case, the crew may assume the loss of Backup System even though this system may be functional. Any failure on the redundancy management discretes is immediately noticeable.

3.4 Control and Indicator Discrete Failures

The GPC Standby/Run Command discretes are monitored by the ARA_GPC_ SWITCH module (Page 3.3-25, Part 3 [5]) once per every second whereas the GPC Ready indicator is controlled by the AIC GPC STARTUP module (Page 3.1-15, Part The Halt indicator has hardware control on the GPC operation and thus is not used in software logic. Standby or Halt discrete is set erroneously due to transient or permanent faults, the GPC stops participating actively in computation and control of the space shuttle, thus resulting in a GPC loss. Within seconds, the crew will be notified of the loss of the GPC and its status, and thereafter the action of the crew decides the consequences. The Run Command is accepted by the GPC only when it has been initialized and is in a Standby state. Thus, a Run Command discrete, when it is set prematurely, may cause the GPC to start computation before it is expected to do so. However, this should not have any adverse consequences.

When the GPC IPL discrete is prematurely set false when IPL is being performed, the crew may be under the impression that the GPC is IPL'ed and ready to go. However, since the IPL operation takes of the order of milliseconds, this type of discrete failure does not cause any severe problems. The IPL Activate discrete, if affected by transient failures, also does not cause adverse problems. However, permanent faults on these discretes mean the loss of the GPC and reduced computational power.

The I/O Active indicator discrete falls into the same category as the preceding two, in that its transient failure does not cause adverse consequences. If the discrete is erroneously set true indicating that the IOP is ready to accept crew commands where, in actuality, this may not be so, the crew may initiate commands which may be lost. Here again, the resulting consequences depend on the crew interpretation of the situation.

Transient errors on the I/O Terminate Command A and B discretes can cause data path errors logged againt the flight-critical buses. When this happens, the software module FIOCTDPE is invoked to see if there is any change in the status of the Standby/Halt or BFCS Engage switches. If these switches do not indicate any changes and more than P (nominally two) FC 1-4 or FC 5-8 data paths are masked, the GPC forces itself to a synchronization failure and removes itself from the Redundant Set. Whenever a data path is masked due to an error, the data path error is annunciated

to the user. Thus the net effect of I/O Terminate discrete failures can be the loss of a GPC. The crew may not be able to deduce whether the GPC loss is due to I/O Terminate discrete failures or to the GPC failure.

3

The MM IPL Select Command discrete transient failures can cause a wrong MM to be selected for IPL. These failures are not critical, and in the worst case the GPC will not be IPL'ed. Transient failures on the Mass Memory discretes have similar effects on the IPL of the GPC. Also, the uplink/downlink capabilities to/from the MMUs will be temporarily affected by the transient failures.

The BFCS Engage Command discrete, when set true erroneouly, can cause invocation of the software module FCMBMASK and this may lead to data path masking. Thus a failure on this discrete can cause the loss of GPC.

For the Backup Control System, any single transient failure on the BFCS discretes does not cause the BFCS to be engaged. The three BFCS Engage Commands and the IOP Terminate Command B Inverse discrete are majority voted to decide when the Backup System is to be engaged. The BFCS Fail discrete failure can cause the crew to think that the BFCS control unit is not operational whereas, in actuality, this may not be so. As mentioned before, the GPC Fail indicator discrete failure may misinform the crew as to the operational status of the BFCS.

3.5 Discrete Failure Analysis

In the preceding sections the effects of a fault on each discrete is discussed individually; in the present section this discussion is extended to transient and permanent discrete failures and their effects on the entire system. The discussion is summarized in Table 5, which lists each discrete failure, transient and permanent, together with information regarding recoverability from this failure and consequences in the worst case.

The redundancy management and synchronization discretes are used when the GPC is included in the Redundant Set and hence permanent failures of any of these discretes imply that the GPC cannot be used in a redundant computation. On the other hand, the GPC can be used to compute by itself and thus these failures are not critical for self-operation. Transient failures on the synchronization discretes result in the loss of the GPC from the Common and Redundant Sets as mentioned before in the previous sections; however the GPC can be recovered by re-initialization. Transient failures on the redundancy management discretes do not have any effects on the DPS; however, if these failures are misinterpreted by the crew, this may cause the loss of the GPC once again. The GPC 5 Fail discrete, if it malfunctions due to a transient error, can cause an alarm, and here again the resulting consequences are decided by the crew action.

The control and indicator discretes are necessary for proper operation of the GPC and permanent failure of any of these discretes imply permanent loss of the GPC. Transient errors on these discretes may or may not have an effect on the system performance depending on the crew interpretation of the situation. Thus if the IOP Indicator discrete fails for a short time, the crew may attempt to use the GPC after awhile or disable the GPC from further computation. If the IPL discretes are not functioning properly because of transient errors, the crew may decide to try IPL repeatedly or once again remove the GPC from computation.

The BFCS is designed so that transient and single errors on the BFCS discretes do not have any effect. The BFCS Engage Command and I/O Terminate Command discretes are majority-voted and tested for stability before any action is attempted. Thus only multiple simultaneous faults which persist for over two consecutive minor cycles can cause engagement of the BFCS. If other GPCs are not properly disabled from their data buses, totally unpredictable consequences may ensue.

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
Identification	Transient Permanent	If the failure occurs in the preinitialization phase on the ground, the failure can be detected by monitoring the displays and recovered. If the failure occurs after one-time initializa-	If the identification discrete failure is not noticed on the ground (which is unlikely) the entire DPS will be non-functional.	Immediate, by observing the displayed status of the GPCs.
		tion, no effect on the sys- tem.		
		Single transient errors do not have any effects. Multiple simultaneous transient errors	Loss of a GPC depending on the	
Redundancy Management	Transient	can cause disablement of correctly operating GPCs by the crew. A transient error on the GPC 5 Fail discrete indicat the BFCS is not ready to take o	crew action. es	Immediate
	Permanent	Single permanent errors do not have any effects. Multiple errors lead to the loss of the GPC. The GPC can be operated in a self mode.	Loss of a GPC from the Redundant Set.	Immediate

Table 5. Discrete failure analysis.

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
	Transient	Transient errors cause re- removal of the GPC from the Redundant and Common Sets. The GPC can be recovered by forming a new Redundant Set.	Loss of a GPC from the Re- dundant and Common Sets.	Synchronization discretes are used at every 20 ms in- tervals in SSIP and Fast Cycle Proces- sor Phases and in
Synchronization Discretes		Permanent errors imply that	•	GNAC as many times as 300 per second. The time of de- tection is im-
	Permanent	the GPC cannot be operated in a redundant mode; but it can be operated in a self mode with self-testing to improve reliability.	Loss of a GPC from co- operative and redundant computation.	mediate.

Table 5 (continued). Discrete failure analysis

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
GPC Halt/Standby/ Run Command Discretes	Transient	Transient errors on the GPC Halt/Standby Command discretes force an operating GPC into a Halt or Standby mode. Errors on Run Command discrete have an effect only in Standby mode. The GPC can be recovered by performing an IPL and placing it in proper mode.	Forced termination of a cor- rectly operating GPC.	These Command discretes are monicatored once a second and the status of the GPCs is displayed on monicators. Time of detection is immediate.
	Permanent	Permanent errors have the same effect as transient errors. The GPC cannot be recovered as in the transient error case.	Forced termination of a correctly operating GPC and the permanent loss of a GPC.	

Table 5 (continued). Discrete failure analysis

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
GPC Ready Indicator	Transient	If the Ready Indicator comes on prematurely while perform- ing the IPL and the crew ini- tiates commands, the GPC may not respond. To recover from this error, the crew should reinitiate their commands instead of disabling the GPC.	Loss of a GPC because of the crew action. {This is unlikely because IPL takes of order .5 ~ .75 seconds.}	Immediate
	Permanent	Effects are the same as in the transient case. The GPC can- not be brought to a Halt state and reinitialized.	Permanent loss of a GPC when it is brought to the Halt state.	Immediate
IPL Discretes	Transient	Transient errors on IPL dis- cretes cause improper IPL. To recover from these errors IPL has to be performed again.	Loss of a GPC depending on the crew action.	Immediate
	Permanent	Effects are the same as in the transient case. Permanent errors on IPL discretes imply that the GPC cannot be re-IPLed properly.	Permanent loss of a GPC if it is brought to the Halt state.	Immediate

Table 5 (continued). Discrete failure analysis

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
I/O Active Indicator	Transient Permanent	A transient or permanent failure can cause an erroneous indication that does not reflect the true status of the IOP. Transient errors can be ignored but a permanent failure means that the GPC cannot be used again.	Disablement of a GPC depending on the crew action. Loss of a GPC.	Immediate Immediate
I/O Terminate Command discretes	Transient	Transient errors cause disablement of data buses from the GPC and possibly its ultimate removal from the Redundant Set. The GPC can be recovered by reinitialization and formation of a new Redundant Set.	Loss of a GPC from the Redundant Common Sets.	Depends on data bus activity. In all cases the de- tection will be
	Permanent	Permanent failures imply the loss of the GPC from further computation.	Permanent loss of a GPC from further computation and control.	immediate and with- in seconds.

Table 5 (continued). Discrete failure analysis

Discrete Type	Failure Type ;	Effects and Recoverability	Worst-Case Consequence	Time of Detection
Mass Memory Discretes	Transient	Transient faults can cause IPL not to be performed properly in the IPL phase. Transactions involving MMUs may not be completed properly. The MMUs can be recovered by re-tries.	Loss of a GPC depending on the crew action.	Immediate in the IPL phase. At other times, dependent on the frequency of MMU usage.
	Permanent	Same as in the transient case. Permanent failures imply the loss of MMU(s) and software modules and consequently the entire DPS.	Permanent loss of MMU(s) and possibly the entire DPS.	
BFCS Engage Discrete (GPC 1 ~ 4)	Transient	Transiert failures can cause disablement of data buses from the GPC and force the GPC to a synchronization failure. The GPC can be recovered by rejuitalization.	Loss of a GPC from the Redundant and Common Sets.	Dependent on data bus activity In all cases time of detection will be within seconds.
	Permanent	Effects are the same as in the transient case. The GPC can- not be recovered from this failure and hence it is not available for computacion.	Permanent loss of a GPC.	

Table 5 (continued). Discrete failure analysis.

Discrete Type	Failure Type	Effects and Recoverability	Worst-Case Consequence	Time of Detection
BFCS Engage and I/O Terminate Command Discretes	Transient	Only multiple simultaneous transients that last for two minor cycles on these discretes can have an effect.	Engagement (or dis- engagement) of BFCS.	
	Permanent	A single permanent failure does not have any effect. Multiple failures can cause unreliable and unpredictable OPS performance.		Immediate
0500 5-41	Transient	Transient failures can be ignored since they do not have any effect on the DPS.		Immediate
BFCS Fail	Permanent	A permanent failure means that the BFCS is not operational.	Loss of BFCS.	Immediate

Table 5 (continued). Discrete failure analysis.

4. PROBABILISTIC ANALYSIS OF DISCRETE FAILURES

In this chapter, a probabilistic analysis of discrete failures is given. The anlysis is necessarily limited because of the lack of detailed information regarding the circuit and component reliabilities. An exponential failure law is assumed in the analysis throughout.

4.1 Identification Failures

Identification failures will be due either to the identification discrete failures or to the core memory location failures. Since the former type of failure is detectable on the ground and thus correctable, only core memory failures will be considered in the following. (Although the scope of the present Contract covers only the effects of discrete failures, the criticality of the situation necessitates the consideration of core memory failures). Each core

element*follows the reliability law $R_{\rm C}$ = e where $1/\lambda_{\rm C}$ is the mean life of the element. The identification numbers of the four primary GPCs can be changed or misread due to the unreliable operation of core elements. For simplicity of analysis, it is assumed that once this happens, catastrophy ensues because of the resulting conflicts for data buses. (The software can possibly detect certain identification number errors, such as the number being equal to 000 or greater than 100). Then the probability $P_{\rm C}$ of obtaining correct identification numbers can be given as

$$P_{c} = e^{-12\lambda_{c}t}$$
 (1)

and the mean time to the catastrophic error as

$$T_{c} = .0833/\lambda_{c} \tag{2}$$

The probability of catastrophic error can be minimized by using a redundant or coding approach. In the redundant approach each identification number is stored in three memory locations and majority voting is performed to obtain the correct identification number, assuming as before a failure rate of $\lambda_{\boldsymbol{C}}$ for each core element. The probability that the correct identification number is generated is

^{*}In the following the term core element refers to the magnetic core and its associated read/write circuitry.

$$p_{cor} = p_{c}^{9} + {3 \choose 1} {3 \choose 1} p_{c}^{8} (1-p_{c})$$

$$+ {3 \choose 1} {3 \choose 2} p_{c}^{7} (1-p_{c})^{2} + {3 \choose 1} {3 \choose 3} p_{c}^{6} (1-p_{c})^{3}$$

where $\boldsymbol{p}_{\boldsymbol{c}}$ is the probability that the core element is functioning properly. Since

$$p_c(t) = e^{-\lambda}c^t$$

it follows

$$R_c(t) = 3e^{-6\lambda_c t} - 2e^{-9\lambda_c t}$$

The probability of catastrophic failure occurrence due to identification number error can now be determined as

$$P_{c}' = \left\{ R_{c}(t) \right\}^{4} = 81e^{-24\lambda_{c}t} - 216e^{-27\lambda_{c}t}$$

$$+ 216e^{-30\lambda_{c}t} - 96e^{-33\lambda_{c}t} + 16e^{-36\lambda_{c}t}$$
(3)

The following coding approach may also be used to reduce system unreliability. Assume that six bits are assigned (instead of three) for each identification number in the following manner:

GPC1 : 00 00 00 GPC2 : 01 01 01 GPC3 : 10 10 10 GPC4 : 11 11 11 Each identification number is at least three units of distance from other identification numbers and hence this coding can correct one and detect two core element failures in each identification number location. The probability of identification numbers being correct can be derived as

$$p_{cor} = \left\{ p_c^6 + 6p_c^5 (1-p_c) + 3p_c^4 (1-p_c)^2 \right\}^4$$

$$= 81p_c^{16} - 216p_c^{18} + 216p_c^{20} - 96p_c^{22} + 16p_c^{24}$$

Assuming p to be exponential as before, the reliability of correct generation of identification numbers can be found as

$$P_{c}(t) = 81e^{-16\lambda_{c}t} - 216e^{-18\lambda_{c}t} + 216e^{-20\lambda_{c}t} + 96e^{-22\lambda_{c}t} + 16e^{-24\lambda_{c}t}$$
(4)

The failure rate for the entire 64K x 36-bit GPC memory is approximately 500 failures/million hours.* Assuming that when a core element fails, it is due to the read/write amplifier circuitry, λ_c can be determined approximately as .75 failures/10 6 hours. When λ_c t is small,

^{*}Private communication from Mr. Paul Sollock of NASA-JSC.

It follows that the unreliabilities can be given as

$$Q_{c} = 1 - P_{c} \approx 12\lambda_{c} t \qquad (5)$$

$$Q_c^t = 1 - P_c^t \approx 108(\lambda_c t)^2$$
 ____(6)

$$Q_{c}^{n} = 1 - P_{c}^{n} \approx 48 (\lambda_{c} t)^{2}$$
 ____ (7)

The improvements in system reliability using the redundant and coding approaches can be given as

$$F_R = Q_c/Q_c' \simeq 1/9(\lambda_c t)^2$$
 ____(8)

$$F_{C} = Q_{C}/Q_{C}^{"} \simeq 1/4(\lambda_{C}t)^{2}$$
 (9)

Figures 4.1 and 4.2 show P_c , P_c' and P_c'' for $\lambda_c = 10^{-7}$, $2x10^{-7}$, $5x10^{-7}$ and 10^{-6} failures/hour as t varies from .15 to 2.1 hours, whereas Figure 4.3 shows the improvements in system reliability using coding and redundant approaches.






Figure 4-1. System unreliability due to identification number failure versus time in hours.





4.2 Effects of Discrete Failures on System Reliability

In this section, a quantitative analysis of the effects of discrete failures on the entire system reliability is attempted. The mission duration time, during which the Primary Control System is effective, is established.

The following effective failure rates are assumed for the IOP discretes:

<u>Discretes</u>	Effective Failure Rate
Redundancy Management	π _{RM} • λ _{RM}
Synchronization	^π SYNC · λSYNC
I/O Active Indicator	π _{IOA} · λ _{IOA}
GPC Ready Indicator	^π GPCR • ^λ GPCR
GPC IPL Indicator	^π GPCI · λGPCI
GPC Halt	^π бРСН ^{• λ} бРСН
GPC Standby	π_{GPCS} · λ_{GPCS}
GPC Run	^π GPCR * ^λ GPCR
MMi IPL Select	$\pi_{MMiI} \cdot \lambda_{MMiI}$
I/O Terminate A	$^{\pi}$ IOTA ullet $^{\lambda}$ IOTA
I/O Terminate B	$^{\pi}$ IOTB $^{\bullet}$ $^{\lambda}$ IOTB
MMi Reset	$^{\pi}$ MMiS * $^{\lambda}$ MMiS
MMi Ready	$\pi_{ extsf{MMiR}}$ - $\lambda_{ extsf{MMiR}}$
BFCS Engage	^π BFCE • λ _{BFCE}

The value of π for a given discrete can be chosen 1 or 0 depending on whether a fault on this discrete causes the crew to remove the GPC associated with it. Thus if the IPL Indicator discrete fails but the crew chooses to ignore it π_{GPCI} can be set to 0. The failure rate for each GPC is

$$^{\lambda}$$
GPC = $^{\Sigma}$ $^{\pi}$ Discrete $^{\lambda}$ Discrete

where Discrete runs through all the discretes listed above.

The probability of correct operation of the DPS can be given as

$$= \begin{pmatrix} 4 \\ 2 \end{pmatrix} p_c^2 (1-p_c)^2 + p_B \cdot \left[1 - \begin{pmatrix} 4 \\ 2 \end{pmatrix} p_c^2 (1-p_c^2)^2 \right]$$

where p_c and p_B are the probabilities that the primary and backup systems are working properly. Assuming a failure rate of λ_B for the Backup System, one has for the reliability of the entire computing system

$$R_{c}(t) = \left\{ 6 e^{-2\lambda_{GPC}t} - e^{-4\lambda_{GPC}t} \right\} \cdot \left\{ 1 - e^{-\lambda_{B}t} \right\}$$

$$+ e^{-\lambda_{B}t}$$

$$= 6e^{-2\lambda_{GPC}t} - 6e^{-4\lambda_{GPC}t} - 6e^{-(2\lambda_{GPC} + \lambda_{B})t}$$

$$+ 6e^{-4\lambda_{GPC}t} + e^{-\lambda_{B}t}$$

and the mean time to the first failure of the DPS as

$$T_{c} = \frac{3}{2\lambda_{GPC}} - \frac{12\lambda_{GPC}}{(2\lambda_{GPC} + \lambda_{B})(4\lambda_{GPC} + \lambda_{B})} + \frac{1}{\lambda_{B}}$$


Letting $\rho = \lambda_{GPC} / \lambda_{B}$, T_c becomes


$$T_{c} = \frac{1}{\lambda_{GPC}} \left\{ \frac{16 \rho^{3} + 24 \rho^{2} + 20 \rho + 3}{16 \rho^{2} + 12 \rho + 2} \right\}$$


In determing λ_{GPC} , the value of π for a given discrete can be chosen 1 or 0, depending on whether a fault on this discrete causes the crew to remove the GPC associated with it. Thus if the IPL Indicator discrete fails but the crew chooses to ignore it, π_{GPCI} can be set to 0.


The unreliability of the entire DPS, $Q_c(t)$ is shown in Figures 4-4 through 4-7. The values of λ_{GPC} are select-

ed to be 100, 200, 500 and 1000 failures/10⁶ hours and ρ varies from 1 to 100. Figure 4-8 shows the variation of successful mission time with respect to the ratio T_c/T_{GPC} where $T_{GPC}=1/\lambda_{GPC}$. It is interesting to note that this ratio is nearly proportional to ρ .












Figure 4-8. Graph showing T_c/T_{GPC} with respect to ρ = λ_{GPC}/λ_B .

RECOMMENDATIONS

Based on the investigation carried out under this contract, the following recommendations are made to improve the reliability of the DPS.

- 1) Because of the critical nature of identification failures, it is strongly recommended that the software design incorporate coding and/or redundant approaches in accessing identification numbers from the core memory. These approaches not only prevent catastrophic failures occurring due to single core element failures but also detect when a correct identification number is generated. Such detection can be used to inform the GPCs to turn themselves off instead of creating interferences on data buses.
- 2) The synchronization discretes are used at rates of 300/second and because of their vital importance in keeping the computer systems in synchrony, it is strongly suggested that hardware redundancy be incorporated in these discretes. Though software to support synchronization discrete redundancy is a possibility, this does not appear to be a practical solution in view of the rates at which these discretes are used. It is recommended that each synchronization discrete be triplicated with majority voting and possibly a spare discrete. (There are many spare discretes that are not used in the 10P 40/32 discretes.)
- 3) After a careful review of the other discretes and the manner they are incorporated into the system design, it is concluded that no further significant improvements can be made to the existing design. The present design requirements and implementations support direct/indirect monitoring of the status of the discretes that makes it possible to detect malfunctions. The crew, by observing the information displayed, can deduce the operational status of the discretes such as the Halt/Standby Run discretes, IPL discretes, etc.

The following tests are recommended to test and improve the reliability of the space shuttle:

- Test the reliability of the synchronization discretes and evaluate their failure rates. Simulate the situation, by means of software, where one or more synchronization discretes fail in each GPC and determine the consequences. Check whether the crew can successfully switch the control to the Backup System within safe time limits.
- 2) Simulate core memory failures to generate wrong identification numbers and determine the consequences. Test whether the crew can detect the malfunction of the DPS and develop a list of symptoms that the crew can observe to detect identification number failures.
- 3) Conduct experiments on the discrete circuits to determine the failure rates of the IOP discretes so that the failure rate of the entire DPS due to discrete failures can be determined.
- 4) Determine the rate of transient synchronization failures by observing the number of retries attempted at each synchronization point.
- 5) Simulate faults (permanent or transient) on the control and indicator discretes and determine the crew's reaction to these faults. Develop a list of actions that the crew should perform when these faults are abserved in flight.
- 6) Determine the ratio $\lambda_{\text{GPC}}/\lambda_{\text{B}}$ and see whether λ_{B} can be improved with better and more reliable circuitry.

CONCLUSION

This report presented an analysis of the effects of discrete failures on the Data Processing Subsystem. The analysis included a functional description of each discrete together with a list of software modules that use this discrete. A qualitative description of the consequences that may ensue due to discrete failures is given followed by a probabilistic reliability analysis of the Data Processing Subsystem. Based on the investigation conducted, recommendations were made to improve the reliability of the subsystem.

In the following, some methods are suggested for recovering GPCs lost because of synchronization as well as other discrete failures. Since in the ALT phase no attempts are made to recover the lost GPCs, these methods are applicable only in the OFT phase. Rollback and rollforward techniques can be profitably used to recover GPCs out of synchrony and include them in Redundant or Common Set computation. In the rollback technique, whenever a GPC is lost from the Redundant or Common Set due to transient errors, during the SSIP phase all the GPCs reset their status to a common reference point in the past whose status has been stored either in Mass Memory units or GPC memory, and resume their computation. This technique slows down computation rates and is preferred only when speed is not critical. In the roll-forward technique, when a GPC fails due to synchronization, instead of removing the GPC from the Redundant or Common Set, the correctly operating GPCs transmit their status and data to this GPC, and then all the GPCs resume their computation. technique also has the advantage of recovering the GPCs lost due to transient errors, and is faster. These techniques can be easily incorporated in the present software design of the space shuttle to increase the reliability of the Redundant and Common Sets.

REFERENCES

- [1] Sklaroff, J. R., "Redundancy Management Technique for Space Shuttle Computers", IBM J. Res. Develop., Vol. 20, No. 1, pp. 20-28, January 1976
- [2] Rockwell International, <u>Data Processing Subsystem</u>
 <u>Description and Performance Document</u>, SD 74-SH-0230A,
 Space Division, Downey, California.
- [3] NASA, Computer Program Development Specification, Vol. I, Book 1, System Level Description, Hardware, SS-P-0002-110A, Lyndon B. Johnson Space Center, Houston, Texas, June 1975
- [4] Rockwell International, <u>Computer, General Purpose</u>
 Orbiter, <u>Specification</u>, <u>MC615-0001</u>, <u>Space Division</u>
 Downey, California, August 1974
- [5] IBM, Space Shuttle Orbiter Avionics Software,
 Approach and Landing Test Functional Design Specification, Vol. II Systems Software, 75-SS-0714,
 Federal Systems Division, Houston, Texas, 1975
- [6] NASA, Computer Program Development Specification, Vol. I, Book 2, System Level Requirements, Software, SS-P-0002-120A, Lyndon B. Johnson Space Center, Houston, Texas, 1975
- [7] IBM, <u>System Software Design Specification Part II</u>, ALT Detailed Design Specification, FCOS, UI and SC, 76-SS-0929, Federal Systems Division, Houston, Texas, 1976

BIBLIOGRAPHY

Documents on the Space Shuttle:

NO.	TITLE]	DOCUMENT NO.
0001	DATA PROCESSING SUBSYSTEM DESCRIPTION AND PERFORMANCE DOCUMENT (5/75)	RW	SD 74-SH -0230A
0002	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION LEVEL A HARDWARE (6/75)	NASA	SS-P-0002 -110A
0003	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION LEVEL A SOFTWARE (6/75)	NASA	SS-P-0002 -120A
0004	SPECIFICATION - GENERAL PURPOSE COMPUTER (REVISED 10/25/74)	RW	MC615-0001C
0005	SPACE SHUTTLE MULTIFUNCTION CRT DISPLAY SUBSYSTEM DESIGN REVIEW (4/75)	IBM	PO M4J3XMS -483027
0006	SPACE SHUTTLE SOFTWARE ICD: HAL/SDL REV 5 (12/74)	IBM	74-SS-0390
0007	SHUTTLE AVIONICS BLOCK DIAGRAM (REVISED 6/5/75)	NASA	
8000	VIEWGRAPH PRESENTATION	RW	114SSV28-
0009	GPC DISCRETE I/O INTERFACE REQUIREMENTS (11/13/74)	RW	IL382-100 -74-120
0010	INTERFACING WITH GPC DISCRETE INPUTS AND OUTPUTS (10/28/74)	RW	IL383-74 -422
0011	BIASED RECEIVER INTERFACE OPERATION (6/75)	NASA	
0012	SPECIFICATION - MASS MEMORY (REVISED 2/17/75)	RW	MC615-0005B
. 0013	IBM ADVANCED SYSTEM/4 pt MODEL AP-101 CENTRAL PROCESSING UNIT TECHNICAL DESCRIPTION (3/31/75)	IBM	75-A97-001
0014	IBM ADVANCED SYSTEM/4 pi MODEL AP-101 C/M COMPUTER PRINCIPLES OF OPERATION (12/15/74)	IBM	6246156
0015	SPACE SHUTTLE ADVANCED SYSTEM/4 pi INPUT/OUTPUT PROCESSOR (IOP) (PROTOTYPE MODEL) (12/74)	IBM	6246556
0016	MULTIFUNCTION CRT DISPLAY SET (MCDS) (PROTOTYPE) PRINCIPLES OF OPERATION (4/74) (PRELIMINARY)	IBM	74-67-001

NO.	TITLE	DOCUMENT NO.
0017	SPACE SHUTTLE ADVANCED SYSTEM/4 pi INPUT/OUTPUT PROCESSOR (IOP) (PROTOTYPE) FUNCTIONAL DESCRIPTION	IBM 74-A31-016
0018	HAL/S LANGUAGE SPECIFICATION (11/22/74)	IM IR-61-5
0019	HAL/S-FC COMPILER SYSTEM FUNCTIONAL SPECIFICATION	IM IR-59-3
0020	HAL/FCOS INTERFACE CONTROL DOCUMENT (12/16/74)	IBM 74-SS-0390
0021	ADVANCED SYSTEM/4 pi MODEL AP-101 COMPUTER SOFTWARE SYSTEMS MANUAL (2/28/75)	IBM 622-8004H
0022	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION ALT GN&C LEVEL B	NASA SS-P-0002 -410
0023	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION ALT SM LEVEL B	NASA SS-P-0002 -430
0024	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION ALT VEHICLE UTILITY LEVEL B	NASA SS-P-0002 -450
0025	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION OFT GN&C LEVEL B	NASA SS-P-0002 -510
0026	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION OFT SM LEVEL B	NASA SS-P-0002 -530
0027	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION OFT VEHICLE UTILITY LEVEL B	NASA SS-P-0002 -550
0028	COMPUTER PROGRAM DEVELOPMENT SPECIFICATION OFT PL LEVEL B	NASA SS-P-0002 -570
0029	SPECIFICATION - CAUTION AND WARNING ELECTRONICS UNIT	RW MC409-0012B
0030	AMENDMENTS D-04, D-05, D-06 plus any more recent amendments to GPC SPECIFICATION	RW MC615-0001
0031	SPACE SHUTTLE ORBITER BASIC APPROACH & LANDING TEST REFERENCE MISSIONS DOCUMENT (4/14/75)	NASA JSC-09450
0032	GPC DISCRETE LINE ANALYSIS (9/03/75)	McD 1.3-TM-C0304

NO.	TITLE	·	DOCUMENT NO.
0033	SPACE SHUTTLE ADVANCED SYSTEMS/4 pi INPUT/OUTPUT PROCESSOR (IOP) (DEVELOP- MENT) FUNCTIONAL DESCRIPTION (5/6/74)	IBM	74-A31-001
0034	SPACE SHUTTLE ORBITER AVIONICS SOFTWARE APPROACH AND LANDING TEST (ALT) FUNCTIONAL DESIGN SPECIFICATION, VOLUME II - SYSTEMS SOFTWARE (July 1975)	IBM	75-SS-0714
0035	ALT CREW ACTIVITY TIMELINE, REVISION B AND APPLICABILITY OF ALT DROP FLIGHT 8 TIME-LINE TO OTHER DROP FLIGHTS (3/20/75	МсD	TM-1.6- F0202-57
0036	PRELIMINARY CREW ACTIVITY TIMELINE FOR APPROACH AND LANDING TEST, DROP FLIGHT 4 (5/12/75)	McD	TM-1.6- F0202-71
0037	ORBITER FLIGHT DECK OV101 DISPLAY PANEL CONFIGURATION (2 DRAWINGS) REV. F (6/11/75)	NAS	A VL70- 730101
0038 0039 0040 0041 0042 0043	INTERCONNECTION DRAWINGS: D&C SUBSYSTEM (7/9/75) MASS MEMORY & COMPUTER INTERFACE (10/13/75) COMPUTER POWER & CONTROLS (8/14/75) COMPUTER SYNCHRONIZATION AND FAIL STATUS (5/COMPUTER DATA BUS INTERFACE (5/22/75) COMPUTER IOP/CPU INTERFACE (10/17/75)		720221
0044	BACKUP FLIGHT CONTROL SYSTEM FLIGHT PROGRAM PROGRAM REQUIREMENTS DOCUMENT, VOLUME I (10/1/75) PROGRAM REQUIREMENTS DOCUMENT, VOLUME II (10/1/75)	RW RW	ML0400- 0010 ML0400- 0010-001
0046	GPC DISCRETE I/O MECHANIZATION FOR OFT	RW	
0047	SPECIFICATION CONTROLLER, BACKUP FLIGH.	RW	MC615-0019A
0048	IOP DISCRETE RECEIVER CIRCUIT FOLLOW UP INFORMATION (6/19/75)	IBM	C69-75-167
0049	ALT FAILURE MODE EFFECTS ANALYSIS DISPLAYS AND CONTROLS SUBSYSTEM (9/12/75)	RW	SD74-SH- -0068A
0050	ALT FAILURE MODE EFFECTS ANALYSIS INSTRU- MENTATION SUBSYSTEM (9/12/75)	RW	SD74-SH -0069A

Documents on the Space Shuttle (continued):

NO.	TITLE		DOCUMENT NO.
0051	ALT FAILURE MODE EFFECTS ANALYSIS DATA PROCESSING & SOFTWARE SUBSYSTEM (9/12/75)	RW	SD74-SH -0071A
0052	SYSTEM SOFTWARE DESIGN SPECIFICATION PART II: ALT DETAILED DESIGN SPECIFICA- TION FCOS, USER INTERFACE, AND SYSTEM CONTROL (1/30/76)	IBM	76-55-0929
0053	UPDATE TO REF. 0052 (2/16/76)	IBM	76-55-0929
0054	IN-HOUSE TESTING OF GPC I/O DISCRETE CIRCUITS		A INTERNAL E 75-EG-15

Papers/Reports on the Space Shuttle:

Cooper, A. E. and Chow, W. T., "Shuttle Computer Complex", Report No. 74Z000486, IBM Federal Systems Division, Owego, New York 13827.

Ehlers, H. L. and Peller, J. B., "Space Shuttle Guidance, Navigation and Control Overview", SAE Aerospace Control and Systems Committee Meeting No. 33, Paradise Valley, Arizona, May 1976.

Minott, G. M. and O'Hern, E. A., "Space Shuttle Orbiter Guidance and Control System Design", SAE National Aerospace Engineering and Manufacturing Meeting, San Diego, California, October 1976.

Minott, G. M., Peller, J. B., and Cox, K. J., "Space Shuttle Digital Flight Control System", Report No. SD74-SH-0243, Space Division, Rockwell International, Downey, California, 1974.

O'Hern, E. A., "Space Shuttle Avionics Redundancy Management", AIAA Digital Avionics Systems Conference, Boston, Massachusetts, 1975

Padinha, H. A., "Divergence in Redundant Guidance, Navigation and Control Systems", Report No. 73200401, IBM Federal Systems Division, Owego, New York, 1973.

Rubenstein, S. Z. and Shroyer, L. O., "Digital Processing Subsystem for the Space Shuttle", National Aviation Electronics Conference (NAECON), May 1974.

Sklaroff, J. R. "Redundancy Management Technique for Space Shuttle Computers", IBM Journal of Research and Development, Vol. 20, No. 1, pp. 30-28, January 1976.



LIST OF SPACE SHUTTLE ACRONYMS

```
- LEFT INPUT TO ALU
AGP
            - ATTITUDE AND POINTING
A/A
           - AIR TO AIR
           - AIRCRAFT
A/C
           - ANALOG-TO-DIGITAL
A/D
            - APPROACH AND LANDING
A/L
            - ACCELEROMETER ASSEMBLY
AA
ACC
          . - ACCUMULATOR
            - ACCEPTANCE CHECKOUT EQUIPMENT
ACE
ACM
            - AQUISITION AND CONTROL MODULE
ACT
           - ACTION
ADB
           - AUXILIARY MEMORY DATA UUTPUT BUS
           - ANALOG TO DIGITAL CONVERTER
ADC
ADÇ
            - AIR DATA COMPUTER
ADI
            - ATTITUDE DIRECTOR INDICATOR
            - AVIONICS DEVELOPMENT LABORATORY
ADL
ADP
            - AUTOMATIC DATA PROCESSING
ADS
            - AIR DATA SYSTEM
ADT
            - AIR DATA TRANSDUCER
           - ATR DATA TRANSDUCER ASSEMBLY
ADTA
            - MEMORY DATA AVAILABLE SIGNAL
ADVANCE
            - AIR/GROUND EQUIPMENT
AGE
AHP
            - PITCH AXIS ATTITUDE HOLD
           - ALTITUDE INDICATOR
ΑI
AIB_GPC_LOCATOR
                           GPC LOCATOR (SYSTEM CONTROL MODULE)
                           GPC STARTUP (SYSTEM CONTROL MODULE)
AIC_GPC_STARTUP
            - ANALOG INPUT DIFFERENTIAL
AID
AIE_SIP
                           SYSTEM INTERFACE PROCESSOR (SYSTEM CUNTROL MODULE)
AIG_DEU_LOADER
                           DEU LOADER (SYSTEM CONTROL MODULE)
            - AVIONICS INTERFACE UNIT
AIII
           - AUTOMATIC LIGHT CONTROL
ALC
           - ANGLE OF ATTACK
ALPHA
          . - APPROACH AND LANDING TEST
ALT
           - ARITHMETIC/LOGIC UNIT
- AFT MASTER EVENTS CONTROLLER
- ALPHA/MACH CUNTROLLER
ALU
AMEC
AMI
AMI
            - AIRSPEED/MACH INDICATORS
TMA
            - APPLICATIONS MUDING TABLE
            - ALPHANUMERIC
ΑN
           - ANGLE OF ATTACK
AOA
ADD
            - ANALOG OUTPUT DIFFERENTIAL
APP
            - APPLICATIONS SOFTWARE
Aru
            - AUXILIARY POWER UNIT
APV
            - ATTACH POINT VOLTAGE
ARA_GPC_SWITCH
                           GPC SWITCH MONITOR (SYSTEM CONTROL MODULE)
ARB_IDLE_OPS
                           IDLE OPERATIONAL SEQUENCE (SYSTEM CONTROL MODULE)
ARC_GPC_RECONFIG
                           GPC RECONFIGURATION (SYSTEM CONTROL MUDULE)
ARU_BUS_CHG
                           BUS CONFIGURATION CHANGE (SYSTEM CONTROL MODULE)
                          GPC RECONFIGURATION TABLE CHANGE (SYSTEM CONTROL MODULE)
ARE_GPC_TABLE_CHG
                      DPS CONFIGURATION ITEM PROCESSOR (SYSTEM CONTROL MODULE)
GPC RECONFIGURATION MESSAGE HANDLER (SYSTEM CONTROL MODULE)
ARF_DPS_CONFIG_ITEM
ARG_RECONFIG_MSG
ARH_SEC_GPC_RECONFIG
                           SECONDARY GPC RECUNFIGURATION (SYSTEM CONTROL MODULE)
           - AEROSURFACE SERVO AMPLIFIER ASSEMBLY
                     IDLE SPECIALIST FUNCTION - SPEC 0-00 (SYSTEM CONTROL MODULE)
READ/WRITE SPECIALIST FUNCTION (SYSTEM CONTROL MODULE)
ASA_IDLE_SPEC
ASB_RO/WRY
```

```
ASC_TIRE_MGHT
                     TIME MANAGEMENT SPECIALIST FUNCTION (SYSTEM CONTROL MODULE)
ASD_DATA_CONTROL
                        DATA CONTROL SPECIALIST FUNCTION (SYSTEM CONTROL MODULE)
ASELN
           - AUXILIARY SELECT SIGNAL
           - AIRSPEED INDICATOR
ASI
           - AUXILIARY SAR LUAD CLUCK
ASLCN
ASP
           - AEROSURFACE POSITION
ASPI
           - AEROSURFACE POSITION INDICATOR
           - AVIDNICS TEST ARTICLE
ATA
           - ACTIVATION TEST PROGRAM
ATP
ATVCD
           - ASCENT THRUST VECTOR CONTROL DRIVER
           - ALTITUDE VERTICAL VELOCITY INDICATOR
AVVI.
8*
           - RIGHT INPUT TO ALU
           - BOUNDARY ALIGNMENT
BA
BAI
           - BAROMETRIC ALTITUDE INDICATOR
BCE
           - BUS CONTROL ELEMENT (IN IOP)
всн
           - BOSE, CHAUDHURI, AND HOCQUENGHEM
BCL
           - BIT COUNT LATCHED (MIA SIGNAL)
BCKUX
           - BUS CONTROL MULTIPLEXER
BCPTN
           - EXTERNAL MEMORY ADDRESS PARITY ERROR SIGNAL
BDDSN ·
           - BCE DISABLE DISCRETE
BDHI
           - BEARING AND DISTANCE HEADING INDICATOR
           - ANGLE OF SIDE SLIP
BETA
           - BACKUP FLIGHT CONTROL
- BACKUP FLIGHT CONTROL SYSTEM
BFC
BFCS
BFCSED
           - BACKUP FLIGHT CONTROL ENGAGE DISCRETE
BIT
           - BUILT-IN TEST
BITE
           - BUILT-IN TEST EQUIPMENT
BHAS
           - BODY-HOUNTED ACCELEROMETER SYSTEM
80F
           - BEGINNING OF FILE
BOT
          - BEGINNING OF TAPE
RP
           - "READY" RESET
BPS
           - BIT PER SECOND
BR
           - BRANCH
BSR
          - BRANCH SECTOR REGISTER
           - BITE STATUS REGISTER
BSR
BSR
           - BRANCH SECTOR REGISTER
BSYN
           - MEMORY BUSY SIGNAL
BTE
           - BTU ERROR TABLE
           - BLOCK TIME OUT
ATO
UTS
           - BUS TERMINAL UNIT
ВŲ
           - BRANCH UNCONDITIONAL
BU
           - BACKUP
BUN
           - BITE UPDATE NOTICE
BUDU
           - BACKUP OPTICAL UNIT
           - MEMORY BUSY SIGNAL
BUSY
           - CONTROL
CET
           - COMMUNICATIONS AND TRACKING
CEW
           - CAUTION AND WARNING
C-BUS
           - COMPUTER DATA BUS
CZM
           - CONTROL MONITOR
C/T
           - CONTROL AND TIMING
C/W
           - CAUTION AND WARNING
CAB
           - COMPUTER ADDRESS BIT
           - COMPUTER ADDRESS BUS
CAB
CADE
           - CONTROLLER/ATTITUDE DIRECTUR ELECTRONICS
```

.

- CALCULATE CALC CAH - COMPUTER ANNUNCIATION MATRIX CAPRI - CAPACITOR RESET INTEGRATOR CAPRI - CAPACITOR RATE INTEGRATOR - CUSTOMER ACCEPTANCE READINESS REVIEW CARR - COHMAND AUGMENTATION SYSTEM CAS CC - CROSS-COUPLE - CHANNEL CONTROLLER CC CC - COMMUNICATIONS CONTROL - CMPTR/CRT ASSIGNMENT TABLE CCAT - CONSTANTS CHANGE DISPLAY - COMMAND COMPUTER (?) CCD CCP CCR - CROSS-COUPLE REGISTER - CURRENT CONFIGURATION TABLE CCT CCTV - CLOSED CIRCUIT TELEVISION - COMMAND DECODER MDM CD CDB - COMPUTER DATA BUS CDD - CONTIGUOUS DATA DESCRIPTOR TABLE CDR - COMMANDER - COHMAND DESIGN REVIEW CDR CDW - COMMAND DATA WORD - CENTER OF GRAVITY - CYCLIC GROUP DESCRIPTOR CG CGD - CONFIGURATION INSPECTION CI - CREW INTERFACE CI - CONTROL INTERFACE ASSEMBLY CIA - COMPUTER INTERFACE ADAPTER CIA - CONTROL MONITOR CH - CONFIGURATION MANAGEMENT CH CKD - COMMAND CHOS - COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR CKPTR - COMPUTER - COMMON DATA POOL AREA COMPOOL COMSEC - COMMUNICATIONS SECURITY - CONTINUE SIGNAL CONTN CP - CLOCK PULSE - COMPUTER PROGRAM DEVELOPEMENT SPECIFICATION **CPDS** CPEI - COMPUTER PROGRAM END ITEM - CENTRAL PROCESSING UNIT CPU CPUEN - CPU FAIL SIGNAL CPUPR - CPU PRIORITY FOR BUS ACCESS ₽/ CR - CARD READER CRT - CATHODE RAY TUBE (IN DU) GS - CREW STATION - COMPUTER SUPPORT EQUIPMENT CSE → CONTROL SECTION CSECT CSN - CHANNEL SELECT NOT (SIGNAL TO MIA) - - CONTROL STICK STEERING CSS - COMPUTER TEST SET - COMMUNICATION VECTOR TABLE CTS CVT - CONTROL WORD CW CH - COMMAND WORD CHEU - CAUTION AND WARNING ELECTRONICS UNIT - DISCRETE Ð

1

- DISPLAY AND CONTROL

DEC

```
aaR
            - DISPLAY INITIATION AND RESPONSE
D/A
            - DIGITAL TO ANALUG
U/C
            - DISPLAY AND CONTROL
DACaU

    DIGITAL ACQUISITION AND CONTROL BUFFER UNIT (PCM MASTER)

DAP
            - DIGITAL AUTO PILOT
ůЬ
            - DATA BUFFER
DБ
            — DATA BUS
UbC
            - DATA BUS COUPLER
DBG
            - DATA BUS GROUP

    – DATA BUS INTERFACE UNIT – LAUNCH

LLIA
            - DATA BUS ISOLATION AMPLIFIER
UBN
            - DATA BUS NETWORK
            - DISPLAY COUPLER
۵C
DCD_DOWNLIST
                         GPC DOWNLIST FURMATTER (USER INTERFACE MODULE)
OCI_CON_DATA
                         DATA CUNVERSION (USER INTERFACE MODULE)
DCI_CYC_DISPLAY
                         CYCLIC DISPLAY PROCESSING (USER INTERFACE MODULE)
DCI_FMT_DATA
                         DATA FORMATTING (USER INTERFACE MODULE)
OCM
            - DISPLAY AND CONTROL MODULE
DCS_SYNC
                        GPC/PCMMU DATA CYCLE SYNCHRONIZER (USER INTERFACE MODULE)
OD
            - becoder Driver
ODECS
            - DEDICATED DISPLAY & CONTROL SYSTEMS
DDC_DWN_LST_CONTROLS
                         GPC DOWNLIST DATA CONTROLS PROCESSOR (UIM)
BOOD
            - DISPLAY DECODER DRIVER UNIT
DDI
           - DISCRETE DIGITAL INPUTS
DOM
           - DATA DISPLAY MODULE
DÚMAN
           - DISABLE DMA SIGNAL
DDû
            - DISCRETE DIGITAL OUTPUT
oos
           - DETAIL DESIGN SPECIFICATION
DDU
           - DIGITAL DISPLAY UNIT
ŲŪĊ
           - DISPLAY DRIVER UNIT
DEG
           - DEGREES
DĒŢ
           - DIGITAL EVENT TIMER
           - DISPLAY ELECTRONICS UNIT (IN MCDS)
űÐU
٥F
           - DATA FLÔW
OFB
           - DISPLAY FORMAT BUFFER
           - DEVELOPEMENT FLIGHT INSTRUMENTATION
üFI
DFT
            - DISPLAY FORMAT TABLES
DGI_LD8_IO
                         LOB I/O PROCESSOR (USER INTERFACE MODULE)
DGO_LD8_COORD
                         LDB OUTPUT MESSAGE COORDINATOR (USER INTERFACE MODULE)
DΙ
           - DISCRETE INPUT
DIA
           - DISCRETE I/O REGISTER (OF GPC)
DIH
           - DISCRETE INPUT HIGH
UIL
           - DISCRETE INPUT LOW
DIM_ICC_COLLECTOR
                         ICC MESSAGE COLLECTOR (USER INTERFACE MODULE)
NIG
           - DIRECT-IN INSTRUCTION
DIPL
           - DISPLAY INITIAL PROGRAM LOAD
DIS_PLAY
                         DISPLAY PRESENTATION AND CONTROL (USER INTERFACE MODULE)
üΙSP
           - DISPLACEMENT
DISP
           - DISPLAY FUNCTION
ULT
           - DEU INPUT TABLE
DLC
           - DATA LOAD CLOCK
OLC
           - UELAY LINE CONTROL
           - DATA LOAD CLOCK (TO LOAD SDR)
DLCN
vLM_LO6_ROUT
                         LDB MESSAGE ROUTER (USER INTERFACE MODULE)
           - GEU LOAD TABLE
ūLT
```

```
DLY
           - DELAY
DM
           - DIDDE HATRIX
           - DIRECT HEMORY ACCESS
DHA
DMAIN
           - DMA REQUEST SIGNAL
DMC_APP_INT
                         APPLICATION CONTROL INTERFACE (USER INTERFACE MODULE)
                         MCDS DISPLAY CONTROL (USER INTERFACE MODULE)
DMC_MCDS_CNT
                         NEW DISPLAY PROCESSING (USER INTERFACE MODULE)
DMC_NEW_DISPLAY
                         SEQUENCE REQUEST PROCESSING (USER INTERFACE MODULE)
DMC_SEQ_REQ_PROC
                       USER INTERFACE CONTROL SUPERVISOR (USER INTERFACE MODULE)
DMC_SUPER
           - DISTANCE MEASURING EQUIPMENT
DME
OME_ICC_ROUT
                          ICC MESSAGE ROUTER (USER INTERFACE MODULE)
DM1_MCDS_IN
                         MCDS INPUT PROCESSOR (USER INTERFACE MODULE)
                         MCDS MESSAGE PROCESSOR (USER INTERFACE MODULE)
DMM_HCDS_PROCESS
           - DISPLAY FORMAT MASS MEMORY DIRECTORY
OMMO
DMP_HM_MSG_PROC
                         MASS MEMORY MESSAGE PROCESSOR (USER INTERFACE MODULE)
           - DUCKING MODULE SUBSYSTEM
DMS
DMS_MSG_LSF
                        * MESSAGE LINE SUPPORT FUNCTION (USER INTERFACE MODULE)
DNX_BMS
                        APPLICATION MODING AND SEQUENCING (USER INTERFACE MODULE)
           - DISCRETE DUTPUT
nn
מחמ
           - DEPARTMENT OF DEFENSE
DOL
           - DISCRETE OUTPUT LOW
           - DATA PROCESSING AND SOFTWARE
DPES
DPDC
           - DOWNLIST PARAMETER DUMP CONTROL TABLE
           - DATA PATH ERROR TABLE
npe
           - DATA PATH MASK TABLE
DPH
           - DATA PROCESSING SUBSYSTEM OR DATA PROCESSING SYSTEM
DPS
ÜR
           - DATA REGISTER
DRO
           - DESTRUCTIVE READOUT
           - DELAYED SELECT SIGNAL
DSELN
           - DISPLAY AND KEYBOARD
DSKY
           - DATA SECTOR REGISTER
DSĸ
           - DATA SECTOR REGISTER
DSR
           - DATA ACKNOWLEDGE SIGNAL
DTACN
                 TIME HOMOGENEOUS DATA REQUEST PROCESSOR (USER INTERFACE MODULE)
OH_TIME_HOND
DTRON
           - DATA REQUEST SIGNAL
DTS
           - DATA TRANSFER SYSTEM
DTVC
           - DATA TRANSMISSION AND VERIFICATION CONVERTER
           - DISPLAY UNIT (IN HCDS)
DU
MING
           - MICRO ASSIST HARDWARE
           - SOURCE (MEMORY DRIVER)
- SOURCE/SINK (MEMORY DRIVER)
Œ
E/I
           - ENERGY TO WEIGHT RATIO
E/W
ËΑ
           - EFFECTIVE ADDRESS
EACFM
           - ENGAGE ACTUATUR COMMAND FADING MODULE
EACGH
           - ELEVON ACTUATOR COMMAND GENERATION MODULE
           - EQUIVALENT AIR SPEED
EAS
EC
           - EVENTS CONTROLLER
ECI
           - EARTH CENTERED INERTIALS
           - ENVIRONMENTAL CONTRUL AND LIFE SUPPORT SYSTEM
ECLSS
           - EXPONENTIALLY CORRELATED RANDOM VARIABLES
ECRY
EDB
           - EXTERNAL DATA BUS
EH
           - ERROR HANDLING
EIU
           - ENGINE INTERFACE UNIT
'EMI
           - ELECTROMAGNETIC INTERFERENCE
EMU
           - EXTENDED MEMBRY UNIT
```

```
EUF
           - END OF FILE
           - END OF REFRESH
EUR
           - END OF TAPE
EOT
           - END OF WORD NOT (SIGNAL FROM MIA TO LRU)
EUWN
           - EXTENDED PERFORMANCE/MODULAR CORE MEMORY
EP/MCM
           - ELECTRICAL POWER SYSTEM
EPS
           - EVENT QUEUE ELEMENT
EUE
ET
           - EXTERNAL TANK
ET
           - ELAPSED TIME
           - ELAPSED TIME
ET
ETI
           - ELAPSED TIME INDICATOR
£υ
           - ENGINEERING UNIT
₽IJ
           - ELECTRONICS UNIT
EVA
           - EXTRAVEHICULAR ACTIVITY
EXEC
           - EXECUTE
EXEC
           - EXECUTIVE
EXTPR
           - EXTERNAL PRIORITY FOR BUS ACCESS
           - FLOATING PUINT
FΑ
           - FLIGHT AFT
           - FALSE ALARM AVUIDANCE
- FIRST ARTICLE CONFIGURATION INSPECTION
FAA
FACI
FAT
           - FLIGHT ATTITUDE TABLE
FC
           - FLIGHY CONTROL
           - FLIGHT COMPUTER
ŧ٠C
FCHL
           - FLIGHT CONTROL HYDRAULICS LABORATORY
FCMASYNU
           - INITIAL SSIP SYNCHRONIZATION (FCOS MODULE)
FCMbCEMD
           - USER MODIFICATION OF BCE CHAINS (FCOS MODULE)
           - USER/GROUND REQUESTED RECUNFIGURATION (FCDS MODULE)
FCHBMAN
            - BUSZUATA PATH MASK MANAGEMENT (FCDS MODULE)
FCHBMASK
FCMBUSCM
           - USER/GROUND REQUESTED RECONFIGURATION (FCOS MODULE)
            - NORMAL SSIP SYNCHRONIZATION (FCOS MODULE)
FCMCSYNC
FLMUISAB
            - DISABLE TRANSMITTER RECEIVER SUBROUTINE
FCMDISTR
            - DISABLE TRANSMITTER SUBRUUTINE
FCMDSSTR
           - UISABLE STRING SUBKUUTINE
FCMENRCV
           - ENABLE RECEIVER SUBROUTINE
            - CHABLE STRING SUBRUUTINE
FCMENSTR
FCMENTK
            - ENABLE TRANSMITTER SUBROUTINE
FCMFOI
            - FAULT DETECTION IDENTIFICATION (FCOS MODULE)
FCHINMMK
            - READ BLUCK FROM MM KUUTINE
            - SYSTEM SOFTWARE LUADER (FCGS MODULE)
FUMINSSE
           - I/O SYNCHRONIZATION (FCOS MODULE)
FCMISYNC
           - UNE TIME INITIALIZATION ROUTINE
FCHLINIT
            - MODE STRING SUBROUTINE
FCMMUSTR
            - MEC-EIU PORT MANAGEMENT SUBRUUTINE
FLMMEPM
            - NORMAL INITIALIZATION (FLOS MODULE)
FCHNINIT
FLMP INIT
            - POWER TRANSIENT INITIALIZATION (FCOS MODULE)
F CMPMOU
            - PROGRAM MUDIFICATION (FCOS MODULE)
FCMPUVLY
            - PRUGRAM OVERLAY (FCDS MUDULE)
            - RELEASE STRINGS SUBROUTINE
FLMRELST
FCMSATCN
            - NUHINAL STRING ASSIGNMENT SUBROUTINE
FLMSFAIL
            - SYNC FAIL PROCESSOR (FCOS MODULE)
FCMSSYNC
            - SVC SYNCHRONIZATION (FCOS MODULE)
FCMSVC
            - CONFIGURATION MANAGEMENT SVC SERVICING (FCOS MODULE)
            - TIMER SYNCHRONIZATION (FLUS MODULE)
FCMTSYNC
            - FLIGHT COMPUTER OPERATING SYSTEM
FCUS
```

()

```
FCOS .
            - FLIGHT CONTROL OPERATIONAL SOFTWARE
            -- FLIGHT CONTROL SYSTEM
FC5
FCSM
            - FLIGHT CONTROL SUBROUTINE MODULE
FCH
            - FORMAT CONTROL WORD (FOR DISPLAY)
            - FAULT DETECTION
ΕŬ
            - FAULT DETECTION ANNUNCIATION
FDA
FUBK
            - FEEDBACK
            - FAULT DETECTION AND IDENTIFICATION
FDI
FUIR

    FAULT DETECTION IDENTIFICATION AND RECOVERY

ÉDM.
            - FREQUENCY DIVISION MULTIPLEXER
FOS.
            - FUNCTIONAL DESIGN SPECIFICATION
            - FLIGHT EQUIPMENT INTERFACE DEVELOPEMENT
FLID
            - FIELD-EFFECT TRANSISTOR
FET
            - FLIGHT FORWARD
FF
            - FIRST HORIZUNTAL FLIGHT
- FAULT IDENTIFICATION
FHF
₽I
            - FIRST-IN-FIRST-DUT
FIFO
            - MCE NO/GO PROCEDURE
FIOBCERR
FIOCIPR
            - IPR SUBROUTINE
FIOCMPLT
            - COMPLETION PROCESSING (FCOS MODULE)
FIOCTOPE
            - COUNT DATA PATH ERROR PROCEDURE
            - 1/0 ERROR HANDLER, LEVEL A (FCOS MODULE)
- 1/0 ERROR HANDLER, LEVEL B (FCOS MODULE)
FIDERRLA
FIDERRLB
            - I/O ERROR HANDLER, LEVEL C (FCOS MODULE)
FIDERRIC
            - ERROR COMPLETION SUBROUTINE
FIDECMPT
            - MASS MEMORY HALT PROCESSOR (FCDS MODULE)
- ICC FAILURE SUBROUTINE
FIGHLIMM
FIGICCE
            - I/O ERROR LOG PROGRAM (FCOS MODULE)
FIOLGERR
            - MSC I/O MONITOR ENTRY POINT
FIDMCINT
            - MSC I/O MONITOR ENTRY POINT
FIOMCHRY
            - MSC CONTROL PROGRAM (FCOS MODULE)
FIOKCNTL
            - HM COMPLETION PROCESSING SUBROUTINE
FIOMMCHP
FIOHMCV
            - HM CHECKSUM VERIFICATION SUBROUTINE
            - MM INITIATE REQUEST SUBROUTINE
F LOMMOSP
            - MASS MEMORY MANAGEMENT ROUTINE (FCOS MODULE)
FIOMMMGR
            - MASS MEMORY MSC ROUTINE (FCOS MODULE)
FIDMMMSC
            - MM PROCESS INCOMING TO GE'S SUBROUTINE
- MM ATTEMPT TO START REQUEST SUBROUTINE
- HM MONITOR OUTSTANDING REQUESTS SUBROUTINE
FIOMMPII
FIOHMSTR
FIOHMTHR
            - MM BUILD AND CHAIN THE SUBROUTINE
FIDMMTQE
            - HSC I/O MONITOR PROGRAM (FCOS MODULE)
FIOMNTR
FIOMPSD8
            - MSC PSEUDO BUSY PROGRAM (FCOS MODULE)
            - HSC I/O MONITOR ENTRY POINT
FIOMRAW
FIOMSCTO
            - MSC TIMEOUT PROCEDURE
            - MSC BCE RESET PROGRAM (FCDS HODULE)
FIOMSETB
            - SET FAIL DISCRETES PROGRAM (FCOS MODULE)
FIUMSFO
FIONCMPT
            - NORMAL COMPLETION SUBROUTINE
FIOPDISP
            - 10P DISPATCHING (FCOS HODULE)
FIOPROT
            - PROTECTED TRANSACTION SUBROUTINE
FIOPSDTD
            - MSC PSEUDO TIREGUT PROCEDURE
            - TERMINATION PROCESSING (FCOS MODULE)
FIUPURGE
FIORESET
            - IMP RESET PROCEDURE
FIORSLV
            - HASS MEMORY CONTENTION RESOLUTION ROUTINE (FCOS MODULE)
FIOSVC
            - I/O SVC SERVICING (FCOS MODULE)
```

- FLIGHT DISPLAY KEYBOARD

FKR

```
- FLIGHT LOG RECORDER
- FREQUENCY MODULATION
FLR
FH
FHEC
            - FORWARD MASTER EVENTS CONTROLLER
FO/FS
            - FAIL OPERATIONAL/FAIL SAFE
            - FIRST OPERATIONAL FLIGHT
FOF
            - FIELD OF VIEW
FOV
FP
            - FIXED POINT
FP
            - FLOATING POINT
            - CANCEL PROCESSING (FCOS MODULE)
FPHCANCL
FPHCLOSE
            - CLOSE PROCESSING (FCOS MODULE)
FPHDISP
            - PROCESS DISPATCHING (FCOS MODULE)
            - ERROR LOGGING (FCDS MODULE)
- EYENT EVALUATOR (FCDS MODULE)
FPMERLOG
FPKEVAL
            - EVENT DEQUEUE PROCESSING (FCUS MODULE)
FPHEVDEQ
            - EVENT QUEUE GENERATION (FCOS MODULE)
FPMEVENQ
FPXFCLOS
            - FORCED CLOSE PROCESSING (FCOS MODULE)
FPMIEPCT
            - INHIBIT/ENABLE APPLICATION PROCESSES (FCOS MODULE)
FPHIHIM
            - INSTRUCTION MONITOR INTERRUPT HANDLER (FCOS MODULE)
            - MACHINE CHECK INTERRUPT HANDLER (FCDS MODULE)
FPMIHMC
            - TIMER QUEUE ELEMENT EXPIRATION (FCDS MODULE)
- PROGRAM INTERRUPT HANDLER (FCDS MODULE)
FPHIHPC2
FPHIHPGH
FPHHTURM
            - HTU REDUNDANCY HANAGEMENT (FCOS MODULE)
            - OPS CANCEL PROCESSING (FCOS MODULE)
- RELEASE RESOURCE LOCK (FCOS MODULE)
FPMOPSCN
FPKREL
            - RESERVE RESOURCE LOCK (FCOS MODULE)
FPMRES
FPKRESET
            - SET EVENT STATE TO FALSE (FCUS MODULE)
            - PROCESS SCHEDULING (FCOS MODULE)
FPMSCHED
            - PROCESS ERROR RECOVERY (FCOS MODULE)
FPMSDERR
FPMSET
            - SET EVENT-STATE TO TRUE (FCGS HODULE)
            - PULSE EVENT STATE (FCOS MODULE)
FPASIGNL
FPMSTAT
            - PRIO FUNCTION (FCOS MODULE)
            - APPLICATION ERROR NUMBER REQUEST (FCOS MODULE)
FPMSTAT
            - SYC HANDLING (FCDS MODULE)
- PROCESS SWITCHING (FCOS MODULE)
FPMSHTCH
FPHTERM
              TERMINATE PROCESSING (FCOS MODULE)
              TIMER DEQUEUE PROCESSING (FCOS MODULE)
FPHTHDEQ
FPMTMENQ
            - TIME QUEUE GENERATION (FCOS HODULE)
            - APPLICATIONS REQUESTS FOR TIME AND DATE (FCOS MODULE)
FPMTMHAL
            - MASTER TIMING UNIT UPDATES (FCOS MODULE)
FPMUPHTU
FPMUPRIO
            - UPDATE PRIORITY FUNCTION (FCOS MODULE)
FPHWAIT:
            - WAIT PROCESSING (FCOS MODULE)
FRL
            - FRAME REFERENCE LINE
            - FLIGHT READINESS TEST
FRT
            - FREQUENCY RESPONSE TEST
FRT
FS
            - FAULT SUMMARY
            - FULL SCALE
- FAULT SUMMARY PAGE
FS
FSP
FSRR
            - FLIGHT SOFTWARE READINESS REVIEW
FSSR
            - FUNCTIONAL SUBSYSTEMS SOFTHARE REQUIREMENTS DOCUMENT
            - FLIGHT SOFTWARE PACKAGE
FSH
FTP
            - FUNCTIONAL TEST PROGRAM
FVF
            - FIRST VERTICAL FLIGHT
FW
            - FULLWORD
G
            - GRAVITY
GEC
              GUIDANCE AND CONTROL
```

```
GLN
           - GUIDANCE AND NAVIGATION
           - GENERAL COMPUTER
GC
           - GATE COMMAND WURD SIGNAL
GCHN
           - GATED LOCKOUT SIGNAL (IPL MODE)
GLKON
           - GREENWICH MEAN TIME
GMI
           - GUIDANCE, NAVIGATION AND CONTROL
GNEC
GND
           - GROUND
GPC
           - GENERAL PURPOSE COMPUTER (CPU AND IOP)
           - GENERAL PURPOSE TEST EQUIPMENT
SPTE
GPIN
           - GRANT PRIORITY 1 TO DMA
GRUN
           - GATE TRI-STATE URIVERS SIGNAL
GRT
           - GPC RECONFIGURATION TABLE
           - GROUND SUPPORT EQUIPMENT
GSE
           - GROUND STANDARD INTERFACE UNIT
GSIU
           - GPC STATUS TABLE
GST
           - HARDWARE
H/H
HAC
           - HEADING ALIGNMENT CYLINDER
           - PROGRAMMING LANGUAGE
HAL/S
HFT

    HORIZONTAL FLIGHT TEST

            - HIGH GAIN ANTENNA
HĠA
           - HORIZONTAL SITUATION INDICATION
HS1
           - HYDRAULIC SYSTEM PRESSURE
HSP
п₩
           - HALFHORD
           - SINK (MEMORY DRIVER)
Ţ
I/U
           - INPUT/OUTPUT
IA
            - INDIRECT ADDRESS
IΑ
            - INPUT AXIS
IAS
            - INDICATED AIRSPEED
            - INNER BUS CONTROL MULTIPLEXER
IBCMUX
            - INTERNATIONAL BUSINESS HACHINES
IEM
I C
           - INSTRUCTION COUNTER
ICC
            - INTERCOMPUTER COMMUNICATIONS
ICC
            - INTERCOMPUTER CHANNEL
icc
            - INTER-CUMPUTER CHANNEL (FCOS MODULE)
ILU
           - INTERFACE CONTROL DOCUMENT
ΙD
           - INSIDE DIAMETER
            - IDENTIFICATION NUMBER
ID
TUPS
           - INTERFACE DIGITAL PRUCESSUR
            - IMMEDIATE
IHM
            - INHĮBIT MAIN STORE
IHS
IHS/POR
            - INHIBIT MAIN STORE/POWER ON RESET SIGNALS
           - ILC MESSAGE TABLE
IMT
IMU
            - INERTIAL MEASUREMENT UNIT
INTRPT
            - INTERRUPT
IOA
            - I/U ADAPTER
            - 1/D 5UX
166
IUM
            - INPUT/OUTPUT MODULE
           - INPUT/DUTPUT PROCESSOR
- INPUT/DUTPUT PROCESSOR INHIBIT MAIN STORE
IUP
IOPIMS.
            - PCMMU I/O PARAMETER TABLE
IOPT
            - INPUT/OUTPUT QUEUE ELEMENT
IUQE
IPL
            - INITIAL PROGRAM LOAD
            - INITIAL PROGRAM LOAD COMPLETE
IPLC
IPLS
            - INITIAL PROGRAM LOAD START
IPR
            - INPUT PROBLEM REPORT
```

[i]

```
IRIG
            - INTER-RANGE INSTRUMENTATION GROUP TELEMETRY STANDARDS
            - INHIBIT/OVERRIDE SUMMARY SNAPSHUT DISPLAY
ISS
ITA
            - INTEGRATED TEST AREA
ITO
            - INITIAL TIMEOUT
            - INTERFACE UNIT
- INTERFACE UNIT ADDRESS
ΙU
IUA
IVA
            - INTRAVEHICULAR ACTIVITY
JCL
            - JOB CONTROL LANGUAGE
JED
            - JULIAN EPHEMERIS DATA
            - KEYBOARD
K.fs
KBPS
            - KILOBITS PER SECOND
            - KEYBOARD UNIT (IN MCUS)
- KEYBOARD UNIT ADAPTER
KBU
KBUA
KM/HR
            - KILOMETER/HOUR
            - THOUSANDS OF UPERATIONS PER SECOND
KOPS
KVT
            - KEYBOARD VERIFICATION TABLE
KYBD
            - KEYBOARD
            - LIFT TO DRAG
L/D
            - LOAD BASE REGISTER
LBR
            - INDUCTOR-CAPACITOR
LC
            - LOAD CROSS-COUPLE REGISTER
LCC
LCHD
            - LRU COMMAND SIGNAL TO HIA
            - LOGIC CONTROL DUTPUT HUDULE
LCOH
LOA
            - LRU DATA AVAILABLE SIGNAL TO MIA
            - LAUNCH DATA BUS
LDB
LDS
            - LANDING/DECELERATION SUBSYSTEM
            - LOCK GROUP TABLE
LGT
            - LEFT INSOARD
- LEFT UUTBOARD
LIB
LOR:
LPS
            - LAUNCH PROCESSOR SYSTEM
LPS
            - LOAD PROGRAM STATUS
LRE
            - LRU RECEIVE ENABLE SIGNAL TO HIA
            - LOGICAL RECORDS OF FIXED LENGTH.
LRECL
LRM
            - LRU RESET SIGNAL TO MIA
LRU
            - LINE REPLACEABLE UNIT
LS
            - LOCAL STORE
            - LAUNCH SEQUENCE PROCESSUR
L$
LSB
            - LEAST SIGNIFICANT BIT
            - LARGE-SCALE INTEGRATION
LSI
LTE
            - LRU TRANSMIT ENABLE SIGNAL TO MIA
            - LOAD TIMEOUT REGISTER
LTOR
LVDT

    LINEAR VOLTAGE DIFFERENTIAL TRANSFORMER

М
            - METERS
MÁ
            - MICRO ARCHITECTURE
MA
            - MILLIAMPERE
MACH
            - VELOCITY RELATIVE TO THE SPEED OF SOUND
MACRO.
            - MERGE AND CORRELATE RECURDED DUTPUT
MACT
            - MISCELLANEOUS APPLICATION CONTROL TABLE
MAEP
            - HINTHUM AUTOLAND ENTRY POINT
HAL .
            - MALFUNCTION
TAK
            - MCDS ALLOCATION TABLE
            - MAIN BUS
MBUS
            - MACHINE CHECK INTERRUPT
MC
MCDS
            - MULTIPUNCTION CATHODE RAY TUBE DISPLAY SYSTEM
            - MACHINE RESET SIGNAL
```

```
MCIU
           - MANIPULATOR CONTROLLER INTERFACE UNIT
HCIU

    MASTER CONTROLLER INTERFACE UNIT

MCM1N
             EXTERNAL MEHORY CONFIGURATION DISCRETE
             EXTERNAL MEMORY CONFIGURATION DISCRETE
HCM2N
MC14N
            - EXTERNAL MEMORY CONFIGURATION DISCRETE
MC15N
             EXTERNAL MEMORY CONFIGURATION DISCRETE
MDB
             HAIN HEMORY, DATA OUTPUT BUS
             HODULATOR DEMODULATOR
MDM
MOM
            - MULTIPLEXER/DEMULTIPLEXER
ADR
             MIA DATA READY SIGNAL TO LRU
ME
            - MAIN ENGINE
HEC

    HASTER EVENTS CONTROLLER

MECO
           - HAIN ENGINE CUTOFF
MET
              MISSION ELAPSED TIME
MF
            - MAJOR FUNCTION
            - HULTIFUNCTION OVERLAY
MFQ
MIA
            - MULTIPLEXER INTERFACE ADAPTER
MIB
             MULTILAYER INTERCONNECTION BOARDS
             MASS MEMORY
MM
MMHG
              HILLIMETERS OF MERCURY
MML
UMK
            - HASS HEMORY UNIT
HOH
             XOMENTARY
             MASTER POWER-ON RESET
MPOR
MPS
            - MODULAR POWER SUPPLY
           - MAIN PROPULSION SYSTEM
- MOST SIGNIFICANT BIT
MPS
MSB
            - MICRUMAVE SCAN BEAM LANDING SYSTEM
HSELS
            - MASTER SEQUENCE CONTROLLER (IN IOP)
MSC
MSC
            - MODING, SEQUENCE AND CONTROL
MSG
            - KESSAGE
ASI
            - MEDIUM-SCALE INTEGRATION
MSS
            - MISSION SPECIALIST STATION
MŠU

    MASS STORAGE UNIT

MT
            - MISSION TIME
MTC
            - HASTER THRUST CONTROLLER
HTO
            - BCE MAXIMUM TIMEDUT
MTS
            - HICROPROGRAMMED TEST SYSTEM
MTS

    MAGNETIC TAPE SYSTEM

MTU
            - HASTER TIMING UNIT
MUBN
            - KIA BUSY NOT SIGNAL TO LRU
HUX
            - AULTIPLEXER
N/A
           - NOT APPLICABLE
NZL
            - NORMAL/LATERAL
NAS
           - NONAYIONICS SIMULATORS
            - NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
NASA
NAY
             NAVIGATION
NEP
            - NORMAL ENTRY POINT
IMN
            - NAUTICAL MILES
NOP
            - NO OPERATION
NRZ.
             NON-RETURN-TO-ZERO
NSAT

    NOMINAL STRING ASSIGNMENT TABLE

NSP
            - NETWORK SIGNAL PROCESSOR
NHS
           - NOSEWHEEL STEERING
           - ORBITER AVIUNICS SUFTWARE CONTROL BOARD
```

```
OCC
           - OVERCURRENT COMPARATOR
00
           - DUTSIDE DIAMETER
ODG
           - DUTPUT DATA GATE (?)
UDR
           - DUTPUT DATA REDUNDANCY
OF.
           - ORBITAL FLIGHT
OFI
           - OPERATIONAL FLIGHT INSTRUMENTATION
OFP
           - OPERATIONAL FLIGHT PRUGKAM
OFST
           - OFFSET
           - ORBITAL FLIGHT TEST
OFT
OI
           - OPERATIONAL INSTRUMENTATION
OMS
           - ORBITER MANEUVERING SUBSYSTEM.
OP
             OPERATION
OPS
           - OPERATIONAL SEQUENCE
OVC
           - DVERVOLTAGE COMPARATOR
P/L
           - PAY LOAD
P/N.
           - POSITIVE/NEGATIVE
P/S
           - POWER SUPPLY
P/S
           - PARALLEL TO SERIAL CONVERTERS
PACM
           - PITCH AXIS CONTROL MODULE
PBAN
           - POLYBUTADIENE ACRYLONETRILE
           - PUSHBUTTON INDICATOR
PBI
PС
           - PROGRAM COUNTER
             PRINTED CIRCUIT BOARD
PCB
PCI
           - PROGRAM CONTROLLED INPUT
PCH
           - PULSE CODE MODULATION
PCKMU
           - PULSE CODE MODULATION MASTER UNIT
           - PROGRAM CONTROLLED OUTPUT
PCO
           - PITCH AXIS CONTROL SUBMODULE
PCSM
PCT
           - PROCESS CONTROL TABLE
PDE
           - PROCESS DIRECTORY ENTRY
PDI
             PAYLOAD DATA INTERLEAVER
PDR
           - PRELIMINARY DESIGN REVIEW
PE
           - PROGRAM EXCEPTION INTERRUPT
PE
           - PARITY ERROR
PEA
           - PRELIMINARY EFFECTIVE ADDRESS
           - PHASED TIME ELAPSED
PET
PFCR
           - PRIMARY FLIGHT CONTROL RESET
           - PRIMARY FLIGHT CONTROL SYSTEM
PFCS
PGS
           - POWER GENERATION SUBSYSTEM
PHS
           - PAYLOAD HANDLING STATION
PI
           - PUT-AWAY INITIALIZATION
PIC
           - PYRO INITIATOR CONTROLLER
PL
           - PAYLOAD
PLD
           - PAYLOAD
PLD
           - PROGRAM LISTING DOCUMENT
PLM
           - PAYLOAD MANAGEMENT
PLH
           - PAYLOAD MONITORING
PLT .
           - PILOT
PH
           - PERFORMANCE MONITOR
PM
           - PERFORMANCE MANAGEMENT
PMAD.
           - PERFORMANCE MONITOR ANNUNCIATOR DRIVER
PHIA
           - PARALLEL MULTIPLEXER INTERFACE ADAPTER
PMS
           - PERFORMANCE MONITORING SYSTEM
PKU
           - PCH (PULSE CODE HODULATION) MASTER UNIT
```

PO

مسل _ ا

- POWER ON

```
20
            - PARAMETER OVERRIUE DISPLAY
POD
            - POWER ON/OFF INTERRUPT
IOS
POID
            - POWER OFF INTERRUPT DELAYED
            - POWER SUPPLY INHIBIT LINE
POIL
            - POWER-ON RESET
POR
            - PRUGRAM REQUIREMENTS DOLUMENT
PRD
PRF

    PULSE REPETITION FREQUENCY

PRI
            - PRIHARY
            - PRIORITY FUNCTION
PRIO
PRO .

    PROCEED

            - PROGRAMMABLE READ-ONLY MEMORY
PRBM
PS
            - POWER SUPPLY
PSA

    PREFERRED STORAGE AREA

PSA

    PŘEFERRÉD STORAGE AKEA

PSBIT
            - POWER SUPPLY BUILT-IN TEST
PSP
            - PAYLOAD SIGNAL PROCESSOR
            - PROGRAM STATUS WORD
PSH
            - PROGRAM TESTING DOCUMENT
PTD
PUT
              POWER UP TRIGGER (?)
            - PRESSURE VOLUME TEMPERATURE
PVT
PWR
            - POWER INTERRUPT
            - REPEAT
R/H
R/W
            - READ/WRITE
RA
            - RADAR ALTIMETER
RACH
            - ROLL AXIS CONTROL MODULE
RAD
            - RADIANS
            - RADAR ALTIMETER INDICATOR
RAI
RALT
            - RAUAR ALTIMETER
            - RANDOM ACCESS MEMORY
- REPEAT UNTIL ALL BCES ARE WAITING
RAH
RAH
            - RESISTOR-CAPACITOR
RC
RCC
            - REDUNDANCY CONNECTION CONTROL
            - RECEIVED COMMAND SYNC SIGNAL FROM MIA TO LAU - REACTION CONTROL SYSTEM
RCS
RCS
ROD
            - RECUIREMENT DEFINITION DOCUMENT
RDI.
            - RECEIVE DATA LONG (FORMAT)
RDP
            - REQUIREMENTS DEVELOPEMENT PLAN
            - RECEIVE DATA SHURT (FORMAT)
RDS
            - RESPONSE DATA WORD (FROM DEU)
RDW
            - RECEIVE
REC
            - REGISTER CLOCK SIGNAL FRUM MIA TO LRU
REGCLK
RET
            - RETURN
            - RADIO FREQUENCY
RF
            - REQUIREMENT FORMULATION DUCUMENT
RFD
            - RADIO FREQUENCY INTERFERENCE
RFI
            - RATE GYRO
RG
RGA
            - RATE GYRO ASSEMBLY
            - RATE GROUP TABLE
- ROTATIONAL HAND CONTROLLER
RGT
RHC
RI
            - REGISTER IMMEDIATE
            - RESET INDICATOR BIT
- RIGHT INBOARD
RIB
RIB
RICC
            - REMOTE INTERCOMPUTER COMMUNICATIONS INTERFACE
```

```
RJDA
           - REACTION JET DRIVER AFT
           - REACTION JET DRIVER FORWARD
RJDF
           - REACTION JEY OMS DRIVER
RJOD
           - REDUNDANCY MANAGEMENT
RH
           - REDUNDANCY MANAGEMENT CUNTROL
RMC
R08
            - RIGHT OUTSOARD
           - READ-ONLY MEMORY
- READ-ONLY STORE
- READ ONLY STORE ADDRESS REGISTER
ROM
ROS
ROSAR
           - HICROPROGRAM LINK REGISTER
ROSBR
           - READ ONLY STORE DATA REGISTER - REVOLUTIONS PER HINUTE
ROSDR
RPM
           - RUDDER PEDAL TRANSDUCER ASSEMBLY
RPTA
           - REGISTER TO REGISTER
RR
RR
            - RENDEZVOUS RADAR
            - RENDEZYOUS RADAR ELECTRONICS UNIT
RREU
            - REGISTER TO STORAGE
RS.
           - REDUNDANT SETS
R:S
R'S
            - REDUNDANCY STATUS
           - RESET INTERFACE SIGNAL
RSIFN
RTC
            - REAL-TIME COMMAND
RYCE
            - ROTATION AND TRANSLATION LONTROL ELECTRONICS
RTLS
            - RETURN TO LAUNCH SITE
RHM
            - READ/WRITE MEMORY
            - SIGN BIT
S
            - POWER TRANSIENT FLAG (IN KOW)
S/C
            - SIGNAL CONDITIONER
S/D
            - SKELETON/DYNAHIC
S/H
            - SOFTWARE
            - SYSTEM SOFTWARE AVIONICS COMMAND SUPPORT
SACS
            - SHUTTLE AVIONICS INTEGRATION LABORATORY
SAIL
            - STORAGE ADDRESS REGISTER
SAR
SAT
            - STRING ASSIGNMENT TABLE
            - SHUTTLE AVIONICS TEST SYSTEM
SATS
           - SPEEDBRAKE
SB
SBAS
            - S-BAND ANTENNA SHITCH
            - SPEEDBRAKE HAND CONTROLLER
SBHC
SBMC
            - SPEEDBRAKE HANUAL CONTROL
            - SPEEDBRAKE THRUST CONTROLLER
SBTC
SC
            - SUPERVISOR CALL INTERRUPT
            - STORAGE COMPLETE (FOR POWER DOWN)
ŞÇ
            - SYSTEM CONTROL SOFTWARE
ŞC
SCB
            - SOFTWARE CONTROL BOARD
SCC
            - SCH COMPARISON DISPLAY
            - STORAGE ADDRESS REGISTER LOAD LOCK
SCLN
            - SUBSYSTEM CONFIGURATION MANAGEMENT
SCM
SCH
            - SUBSYSTEM CONFIGURATION MONITURING
            - SYSTEM CONTROL MODULE
SCM
SCSN
            - SPLIT CYCLE STORE COMMAND LINE
SCT
            - SUBCOH TABLE
SCU
            - SEQUENCE CONTROL UNIT
            - SEARCH COMPLETE WURD
SCW
SDAN
            - BIT COUNT ERROR SIGNAL FRUM MIA TO LRU
            - SIMULATION DATA FILE
SDF
SDL
            - SUFTWARE DEVELOPMENT LABORATORY
```

```
- STORAGE DATA REGISTER
SUR
           - SERIES DISSIPATIVE REGULATOR
SUR

    SUFTWARE DESIGN REQUIREMENTS

SUR
           - SHUTTLE DYNAMICS SIMULATUR
505
SUT
           - STRING DEFINITION TABLE
           - SELECT (MEMORY INITIATE SIGNAL)
SELN
SEQNE
           - SEQUENCING
           - HESSAGE VALIDITY TEST
SEV
           - SCALE FACTOR
SF
           - SELECTION FILTER
SE
           - SELCTION FILTER CONTROL
SFC
           - SYMBUL GENERATION
5/3
           - SPACE-GROUND LINK SUBSYSTEM
SGLS
           - SIMULATION HARDWARE SYSTEM
SHS
           - STORAGE IMMEDIATE
           - SET INDICATOR BIT
SIB
           - SIMULATION
SIM
           - SERIAL I/O
SIU
           - SYSTEM INTERFACE PROCESSOR
SIP
           - SYSTEM MANAGEMENT
SM
SMCH
           - SMALL MODULAR CORE MEMORY (IN DEU)
           - SPIN MOTOR RUN DIRECTUR/DIRECTION
SMRD
           - SOFTWARE MODING, SEQUENCING AND CONTROL
SMSC
           - STRING MODE TABLE
5MT
           - SUBSYSTEM OPERATING AND CHECKUUT SYSTEM
SUCS
           - SOFTWARE OPERATING PROGRAM
SOP
           - STATEMENT OF WORK
SUW
           - SPEEDBRAKE
SPOBK
SPEC
           - SPECIALIST FUNCTION
           - SURFACE PUSITION GIMBAL ANGLE_INDICATOR
SPGAI
SPI
           - SURFACE POSITION INDICATOR
           - SCRATCH PAD LINE
SPL

    SHALL PROCESSOR (IN DISPLAY CONTROLLER)

SPU
           - SUPER QUEUE
Su
           - SOLID ROCKET BOOSTER
SRB
           - SOLID ROCKET MOTOR
SRM
           - SHORT REGISTER TO STORAGE
SRS
SRU
           - SUFTWARE SYSTEM ANALYSIS DOCUMENT
$SAD
           - STORE STATUS AND CLEAR
5St
           - SPACECRAFT SOFTWARE DIVISION
550
SSDD
           - SOFTWARE SYSTEM DESIGN DUCUMENT
           - SYSTEMS SOFTWARE INTERFACE PROCESSING
SSIP
           - SYSTEM SOFTWARE LOADER
SSL
           - SYSTEMS SOFTWARE OFFICE
550
           - STORE STATUS AND WAIT
SSW
           - STAR TRACKER
           - SYSTEM TERMINATION AND DISPLAY UNIT
STADU
           - SPACE TRACKING AND DATA NETWORK
STON
STP
           - SELF-TEST PROGRAM
           - STOP CONTROL SIGNAL
STPIN
           - STOP CONTROL SIGNAL
STP2N
           - DMA STORE CONTROL SIGNAL
STRCN
           - PURE STORE CONTROL SIGNAL (EXTERNAL MEMORY)
STRN
           - STURE PROTECT SIGNAL
STRPN
```

()

```
- SUPERVISOR CALL INSTRUCTION
SVC
SYRN
           - SYSTEM RESET SIGNAL
SY$
           - SYSTEM INTERRUPT
           - TRUE/FALSE
T/F
           - TRANSMIT/RECEIVE
T/R
           - TACAN INPUT CARD
TAC
           - TACTICAL AIR NAVIGATION
TACAN
TACEM
           - TAKEDVER ACTUATOR COMMAND FADING HODULE
           - TERMINAL AREA ENERGY HANAGEMENT
TAEM
           - TRUE AIRSPEED
TAS
           - TOTAL AIR TEMPERATURE
TAT
           - TOTAL AIR TEMPERATURE INDICATOR
TATI
           - TALKBACK
TB
TBB
           - TO BE DETERMINED
TCS
           - TRANSHIT COMMAND SYNC
           - TEST CALL SUPERVISOR
TCS
TCS-S
           - TEST CONTROL SUPERVISOR SEQUENCE PROCESSOR
           - TEST CONTROL SUPERVISOR SINGLE COMMAND PROCESSOR
TCS-1
           - TEMPERATURE-CONTROLLED VOLTAGE REGULATORS
TCV
           - TRANSMIT DATA LONG (FORMAT)
TOL
TORS
           - TRACKING AND DATA RELAY SATELLITE
           - TRACKING AND DATA RELAY SATELLITE SYSTEM
TURSS
TOS
TFL
           - TRANSMIT DATA SHORT (FORMAT)
           - TELEMETRY FORMAT LOAD
TFOV
           - TOTAL FIELD OF VIEW
           - TELEMETRY FORMAT SELECTION
TFS
           - INTERWORD GAP TIME (?)
- TRANSLATIONAL HAND CONTROLLER
TGAP
THC
      - TIME HOMOGENEOUS DATA SET CONTROL/BUFFER TABLE
- TIME HOMOGENEOUS DATA SET CROSS REFERENCE TABLE
THCB
THXR
           - TEST INTERFACE CONTROL MODULE
- TELEMETRY
- TIME MANAGEMENT PROCESSOR
TICH
TLM
                                                جاريومه والمراطلة والبيار المفواة الأخرارات
TMP
           - TIMEOUT
TÜ
           - TEST OPERATIONS CENTER
- TIMER QUEUE ELEMENT
TUC
THE
           - TRANSMITTER/RECLIVER
TR
           - TRANSFER
- TEST REQUIREMENTS SPECIFICATION DOCUMENT
TRANS
TRSD
           - TRISTATE REGISTER ENABLE NOT SIGNAL FROM MIA TO LRU
TSEN
TSW
           - TEST SOFTWARE PACKAGE
           - TRANSISTUR/TRANSISTOR LOGIC
TTL
TTY
           - TELLTYPEWRITER
           - TELEVISION
TV
            - THRUST VECTOR CONTROL
TVC
TVCU .
           - THRUST VECTOR CONTROL DRIVER
UCP
           - USER-WRITTEN CONTROL PROGRAM
           - UTILITY AND DATA FLOW
UDF
UDSB
            - UI DOWNLIST STURAGE BUFFER
            - ULTRA-HIGH FREQUENCY
UHF
Ul
           - USER INTERFACE SOFTWARE
           - USER INTERFACE MODULE.
UIM
UTC
           - UNIVERSAL TIME COMPENSATED
           - UNIVERSAL TEST EQUIPMENT
υTE
           - UNIVERSAL TIME 1
UT1
```

- VALIDITY FLAG (IN RDW) - VOLTAGE-CONTROLLED OSCILLATOR VLD - VEHICLE DYNAMIC SIMULATOR SYSTEM
- VERTICAL GYRO MISALIGNMENT COMPENSATION MODULE **VUS** VEMEN VREF - VULTAGE REFERENCE VSI - VERTICAL SPEED INDICATOR M/P1 (UR 2)— WAY PUINT 1 (UR 2) WAT — WAIT ましひ - WIDE BAND MUTEN - WIDE BAND FREQUENCY DIVISION MULTIPLEXER - WHEELS DOWN AND LOCKED WUAL wlx - WALL FUR INVEX INSTRUCTION - WEIGHT ON NOSE GEAR - WEIGHT ON WHEELS HUNG MOM - WURKING REGISTER аĸ *SC - WIDE BAND SIGNAL CONDITIONER - TRANSMIT DISABLE DISCRETE KUDSN - TRANSPER XFER TMX - TRANSMITTER YAUM - YAW AXIS CONTROL MODULE - HIGH SPEED SN5400 TTL CIRCUITS - STANDARU SPEED SN5400 TTL CIRCUITS 54HXX 54MXX 545XX - HIGHEST SPEED SN5400 TTL CIRCUITS